KR100439924B1 - 반도체 메모리 집적 회로 - Google Patents

반도체 메모리 집적 회로 Download PDF

Info

Publication number
KR100439924B1
KR100439924B1 KR10-2001-0029680A KR20010029680A KR100439924B1 KR 100439924 B1 KR100439924 B1 KR 100439924B1 KR 20010029680 A KR20010029680 A KR 20010029680A KR 100439924 B1 KR100439924 B1 KR 100439924B1
Authority
KR
South Korea
Prior art keywords
transistor
address
pulse
stage decoder
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR10-2001-0029680A
Other languages
English (en)
Korean (ko)
Other versions
KR20010109145A (ko
Inventor
다까기와데루오
마스다마사미
Original Assignee
가부시끼가이샤 도시바
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 가부시끼가이샤 도시바 filed Critical 가부시끼가이샤 도시바
Publication of KR20010109145A publication Critical patent/KR20010109145A/ko
Application granted granted Critical
Publication of KR100439924B1 publication Critical patent/KR100439924B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/83—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption
    • G11C29/832—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption with disconnection of faulty elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/781—Masking faults in memories by using spares or by reconfiguring using programmable devices combined in a redundant decoder
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/06—Address interface arrangements, e.g. address buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Pulse Circuits (AREA)
KR10-2001-0029680A 2000-05-30 2001-05-29 반도체 메모리 집적 회로 Expired - Fee Related KR100439924B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2000-159480 2000-05-30
JP2000159480A JP4156781B2 (ja) 2000-05-30 2000-05-30 半導体メモリ集積回路

Publications (2)

Publication Number Publication Date
KR20010109145A KR20010109145A (ko) 2001-12-08
KR100439924B1 true KR100439924B1 (ko) 2004-07-12

Family

ID=18663793

Family Applications (1)

Application Number Title Priority Date Filing Date
KR10-2001-0029680A Expired - Fee Related KR100439924B1 (ko) 2000-05-30 2001-05-29 반도체 메모리 집적 회로

Country Status (3)

Country Link
US (1) US6501702B2 (enExample)
JP (1) JP4156781B2 (enExample)
KR (1) KR100439924B1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ITRM20010298A1 (it) * 2001-05-31 2002-12-02 Micron Technology Inc Interfaccia di comando di utilizzatore con decodificatore programmabile.
KR100481179B1 (ko) * 2002-09-10 2005-04-07 삼성전자주식회사 퓨즈를 구비한 회로 및 이를 이용한 반도체 장치
JP2004152348A (ja) * 2002-10-29 2004-05-27 Renesas Technology Corp 信号生成回路
KR100615596B1 (ko) * 2004-12-22 2006-08-25 삼성전자주식회사 반도체 장치
US7263024B2 (en) * 2005-10-17 2007-08-28 Lattice Semiconductor Corporation Clock reset address decoder for block memory
JP5563183B2 (ja) 2007-02-15 2014-07-30 ピーエスフォー ルクスコ エスエイアールエル 半導体メモリ集積回路
US8861301B2 (en) 2012-06-08 2014-10-14 Freescale Semiconductor, Inc. Clocked memory with latching predecoder circuitry
US8743651B2 (en) 2012-06-08 2014-06-03 Freescale Semiconductor, Inc. Clocked memory with word line activation during a first portion of the clock cycle
US20150279451A1 (en) * 2014-03-27 2015-10-01 Qualcomm Incorporated Edge-triggered pulse latch
KR102816578B1 (ko) 2020-08-14 2025-06-04 삼성전자주식회사 듀티 조절 회로, 이를 포함하는 지연 동기 루프 회로 및 반도체 메모리 장치

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980065498A (ko) * 1997-01-10 1998-10-15 김광호 반도체 메모리 장치의 로우 어드레스 제어 회로
JP2000030463A (ja) * 1998-07-13 2000-01-28 Mitsubishi Electric Corp 同期型半導体記憶装置
JP2000132968A (ja) * 1998-10-28 2000-05-12 Hitachi Ltd 半導体集積回路装置
KR100257867B1 (ko) * 1997-11-15 2000-06-01 윤종용 2차 캐시를 구비한 시스템 장치 및 동기형 메모리 장치

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4117944B2 (ja) 1998-07-31 2008-07-16 富士通株式会社 半導体記憶装置
KR100313515B1 (ko) * 1999-07-26 2001-11-15 김영환 반도체 메모리의 칼럼 구제 회로

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980065498A (ko) * 1997-01-10 1998-10-15 김광호 반도체 메모리 장치의 로우 어드레스 제어 회로
KR100257867B1 (ko) * 1997-11-15 2000-06-01 윤종용 2차 캐시를 구비한 시스템 장치 및 동기형 메모리 장치
JP2000030463A (ja) * 1998-07-13 2000-01-28 Mitsubishi Electric Corp 同期型半導体記憶装置
JP2000132968A (ja) * 1998-10-28 2000-05-12 Hitachi Ltd 半導体集積回路装置

Also Published As

Publication number Publication date
US6501702B2 (en) 2002-12-31
JP2001344978A (ja) 2001-12-14
KR20010109145A (ko) 2001-12-08
US20010048632A1 (en) 2001-12-06
JP4156781B2 (ja) 2008-09-24

Similar Documents

Publication Publication Date Title
US10431269B2 (en) Methods and apparatus for reducing power consumption in memory circuitry by controlling precharge duration
US6275426B1 (en) Row redundancy for content addressable memory
JP2501993B2 (ja) 半導体記憶装置
KR100507379B1 (ko) 워드라인 구동 회로
JP2002367377A (ja) スタティックｒａｍ
JPH0652685A (ja) パワーオンリセット制御型ラッチ型行ラインリピータを有する半導体メモリ
JP3754593B2 (ja) データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法
US6031781A (en) Semiconductor memory device allowing high-speed activation of internal circuit
KR100439924B1 (ko) 반도체 메모리 집적 회로
JPH06103777A (ja) 集積回路メモリ
JPH06119796A (ja) 欠陥メモリセル救済用デコーダ
US6310803B1 (en) Semiconductor having mechanism capable of operating at high speed
JPH07211077A (ja) 半導体記憶装置
KR100287019B1 (ko) 트루/컴플리먼트 리던던시 스킴을 가지는 반도체 메모리 장치
US20250054529A1 (en) Sram with fast, controlled peak current, power efficient array reset, and data corruption modes for secure applications
KR100396104B1 (ko) 고속 판독 기능을 구비한 반도체 기억 장치
JP3857697B2 (ja) 半導体集積回路、半導体記憶装置及び半導体記憶装置のテスト方法
EP3405954A1 (en) Static random access memory with improved write time and reduced write power
US6020763A (en) High speed decoder without race condition
KR100263828B1 (ko) 펄스 워드 라인 방식을 위한 디코더를 구비한 단칩 메모리 시스템
US5796271A (en) Memory array having redundant word line
JP3926901B2 (ja) 半導体メモリ装置及びその不良セル救済方法
US12068026B2 (en) Low power and fast memory reset
KR100271806B1 (ko) 반도체 메모리의 라이트 리커버리 시간 제어회로 및 제어방법
US4958319A (en) Address amplifier circuit having automatic interlock and protection against multiple addressing for use in static GaAs RAMs

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20120621

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20130702

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20130702

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000