KR100307411B1 - 증가된정보저장용량을갖는메모리셀을구비한메모리장치를포함하는반도체집적회로장치및그제조방법 - Google Patents

증가된정보저장용량을갖는메모리셀을구비한메모리장치를포함하는반도체집적회로장치및그제조방법 Download PDF

Info

Publication number
KR100307411B1
KR100307411B1 KR1019940030133A KR19940030133A KR100307411B1 KR 100307411 B1 KR100307411 B1 KR 100307411B1 KR 1019940030133 A KR1019940030133 A KR 1019940030133A KR 19940030133 A KR19940030133 A KR 19940030133A KR 100307411 B1 KR100307411 B1 KR 100307411B1
Authority
KR
South Korea
Prior art keywords
bit line
semiconductor
region
conductor
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019940030133A
Other languages
English (en)
Korean (ko)
Other versions
KR950015789A (ko
Inventor
다다끼요시따까
무라따쥰
세끼구찌도시히로
아오끼히데오
가와끼따게이조
우찌야마히로유끼
니시무라미찌오
다나까미찌오
에자끼유지
사이또가즈히꼬
유하라가쯔오
조송수
Original Assignee
윌리엄 비. 켐플러
텍사스 인스트루먼츠 인코포레이티드
가나이 쓰도무
가부시끼가이샤 히다치 세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윌리엄 비. 켐플러, 텍사스 인스트루먼츠 인코포레이티드, 가나이 쓰도무, 가부시끼가이샤 히다치 세이사꾸쇼 filed Critical 윌리엄 비. 켐플러
Publication of KR950015789A publication Critical patent/KR950015789A/ko
Application granted granted Critical
Publication of KR100307411B1 publication Critical patent/KR100307411B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03—Making the capacitor or connections thereto
    • H10B12/033—Making the capacitor or connections thereto the capacitor extending over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
    • H10B12/318—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor the storage electrode having multiple segments

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1019940030133A 1993-11-19 1994-11-17 증가된정보저장용량을갖는메모리셀을구비한메모리장치를포함하는반도체집적회로장치및그제조방법 Expired - Lifetime KR100307411B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP93-290777 1993-11-19
JP29077793A JP3666893B2 (ja) 1993-11-19 1993-11-19 半導体メモリ装置

Publications (2)

Publication Number Publication Date
KR950015789A KR950015789A (ko) 1995-06-17
KR100307411B1 true KR100307411B1 (ko) 2001-12-15

Family

ID=17760387

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940030133A Expired - Lifetime KR100307411B1 (ko) 1993-11-19 1994-11-17 증가된정보저장용량을갖는메모리셀을구비한메모리장치를포함하는반도체집적회로장치및그제조방법

Country Status (5)

Country Link
US (3) US5578849A (cg-RX-API-DMAC10.html)
JP (1) JP3666893B2 (cg-RX-API-DMAC10.html)
KR (1) KR100307411B1 (cg-RX-API-DMAC10.html)
CN (3) CN1043389C (cg-RX-API-DMAC10.html)
TW (1) TW266322B (cg-RX-API-DMAC10.html)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3666893B2 (ja) * 1993-11-19 2005-06-29 株式会社日立製作所 半導体メモリ装置
US6242772B1 (en) * 1994-12-12 2001-06-05 Altera Corporation Multi-sided capacitor in an integrated circuit
JPH0936325A (ja) * 1995-07-25 1997-02-07 Hitachi Ltd 半導体集積回路装置
JPH0964179A (ja) * 1995-08-25 1997-03-07 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP3443219B2 (ja) 1995-11-14 2003-09-02 株式会社日立製作所 半導体集積回路装置およびその製造方法
US5734184A (en) * 1995-12-21 1998-03-31 Texas Instruments Incorporated DRAM COB bit line and moat arrangement
KR100239404B1 (ko) * 1996-07-31 2000-01-15 김영환 디램(dram) 및 그의 셀 어레이방법
US6205570B1 (en) 1997-06-06 2001-03-20 Matsushita Electronics Corporation Method for designing LSI circuit pattern
US6381166B1 (en) * 1998-09-28 2002-04-30 Texas Instruments Incorporated Semiconductor memory device having variable pitch array
US6965165B2 (en) 1998-12-21 2005-11-15 Mou-Shiung Lin Top layers of metal for high performance IC's
US6936531B2 (en) * 1998-12-21 2005-08-30 Megic Corporation Process of fabricating a chip structure
US6376898B1 (en) 1999-08-02 2002-04-23 Matsushita Electric Industrial Co., Ltd. Bipolar transistor layout with minimized area and improved heat dissipation
US6294426B1 (en) 2001-01-19 2001-09-25 Taiwan Semiconductor Manufacturing Company Method of fabricating a capacitor under bit line structure with increased capacitance without increasing the aspect ratio for a dry etched bit line contact hole
US7932603B2 (en) 2001-12-13 2011-04-26 Megica Corporation Chip structure and process for forming the same
JP2003332466A (ja) * 2002-05-17 2003-11-21 Mitsubishi Electric Corp 半導体装置
KR100963815B1 (ko) * 2002-06-11 2010-06-16 소니 주식회사 반도체 장치, 반사형 액정 표시 장치, 및 반사형 액정프로젝터
KR100746220B1 (ko) * 2004-01-12 2007-08-03 삼성전자주식회사 적층된 노드 콘택 구조체들과 적층된 박막 트랜지스터들을채택하는 반도체 집적회로들 및 그 제조방법들
US20070117311A1 (en) * 2005-11-23 2007-05-24 Advanced Technology Development Facility, Inc. Three-dimensional single transistor semiconductor memory device and methods for making same
CN100466296C (zh) * 2006-03-29 2009-03-04 联华电子股份有限公司 可变电容器
JP2009182114A (ja) * 2008-01-30 2009-08-13 Elpida Memory Inc 半導体装置およびその製造方法
JP2018117102A (ja) * 2017-01-20 2018-07-26 ソニーセミコンダクタソリューションズ株式会社 半導体装置
CN119889386B (zh) * 2023-10-25 2026-01-16 长江存储科技有限责任公司 半导体器件、存储系统以及半导体器件抗干扰的方法

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4958318A (en) * 1988-07-08 1990-09-18 Eliyahou Harari Sidewall capacitor DRAM cell
EP0399531B1 (en) * 1989-05-23 1997-12-29 Kabushiki Kaisha Toshiba Semiconductor memory device
US5309386A (en) * 1990-05-14 1994-05-03 Sharp Kabushiki Kaisha Semiconductor memory with enhanced capacity
JPH04368172A (ja) * 1991-06-14 1992-12-21 Mitsubishi Electric Corp 半導体装置及びその製造方法
JP2685374B2 (ja) * 1991-06-28 1997-12-03 シャープ株式会社 ダイナミックランダムアクセスメモリ
JP2905642B2 (ja) * 1992-01-18 1999-06-14 三菱電機株式会社 半導体装置およびその製造方法
US5244826A (en) * 1992-04-16 1993-09-14 Micron Technology, Inc. Method of forming an array of finned memory cell capacitors on a semiconductor substrate
JPH065811A (ja) * 1992-06-19 1994-01-14 Sharp Corp 半導体装置
US5306945A (en) * 1992-10-27 1994-04-26 Micron Semiconductor, Inc. Feature for a semiconductor device to reduce mobile ion contamination
US5605857A (en) * 1993-02-12 1997-02-25 Micron Technology, Inc. Method of forming a bit line over capacitor array of memory cells and an array of bit line over capacitor array of memory cells
JPH06318680A (ja) * 1993-05-10 1994-11-15 Nec Corp 半導体記憶装置およびその製造方法
US5439840A (en) * 1993-08-02 1995-08-08 Motorola, Inc. Method of forming a nonvolatile random access memory capacitor cell having a metal-oxide dielectric
JP3368002B2 (ja) * 1993-08-31 2003-01-20 三菱電機株式会社 半導体記憶装置
JP3666893B2 (ja) * 1993-11-19 2005-06-29 株式会社日立製作所 半導体メモリ装置
US5629539A (en) * 1994-03-09 1997-05-13 Kabushiki Kaisha Toshiba Semiconductor memory device having cylindrical capacitors
US5453396A (en) * 1994-05-31 1995-09-26 Micron Technology, Inc. Sub-micron diffusion area isolation with SI-SEG for a DRAM array
JP2776331B2 (ja) * 1995-09-29 1998-07-16 日本電気株式会社 半導体装置およびその製造方法

Also Published As

Publication number Publication date
CN1043389C (zh) 1999-05-12
CN1158710C (zh) 2004-07-21
JPH07142604A (ja) 1995-06-02
US5578849A (en) 1996-11-26
CN1112291A (zh) 1995-11-22
TW266322B (cg-RX-API-DMAC10.html) 1995-12-21
KR950015789A (ko) 1995-06-17
CN1212467A (zh) 1999-03-31
CN1303693C (zh) 2007-03-07
US5831300A (en) 1998-11-03
US6023084A (en) 2000-02-08
CN1540761A (zh) 2004-10-27
JP3666893B2 (ja) 2005-06-29

Similar Documents

Publication Publication Date Title
KR100307411B1 (ko) 증가된정보저장용량을갖는메모리셀을구비한메모리장치를포함하는반도체집적회로장치및그제조방법
US5094965A (en) Field effect transistor having substantially coplanar surface structure and a manufacturing method therefor
US6734060B2 (en) Semiconductor integrated circuit device and process for manufacturing
US5659191A (en) DRAM having peripheral circuitry in which source-drain interconnection contact of a MOS transistor is made small by utilizing a pad layer and manufacturing method thereof
US5976930A (en) Method for forming gate segments for an integrated circuit
US4663644A (en) Semiconductor device and method of manufacturing the same
US20020030214A1 (en) Semiconductor device and method for manufacturing the same
US5998822A (en) Semiconductor integrated circuit and a method of manufacturing the same
KR100908549B1 (ko) 반도체 집적회로장치
JPH10189916A (ja) Ｄｒａｍで使用するためのメモリセルの製造方法
US6190960B1 (en) Method for coupling to semiconductor device in an integrated circuit having edge-defined sub-lithographic conductors
US5025294A (en) Metal insulator semiconductor type dynamic random access memory device
US5792683A (en) Method for manufacturing of an SRAM device
US5929476A (en) Semiconductor-on-insulator transistor and memory circuitry employing semiconductor-on-insulator transistors
US7282761B2 (en) Semiconductor memory devices having offset transistors and methods of fabricating the same
KR0139188B1 (ko) 비 휘발성 반도체 기억장치 제조방법
US6051461A (en) Memory integrated circuit and methods for manufacturing the same
US5641989A (en) Semiconductor device having field-shield isolation structures and a method of making the same
US6091628A (en) Static random access memory device and method of manufacturing the same
US6238961B1 (en) Semiconductor integrated circuit device and process for manufacturing the same
JP3533037B2 (ja) 半導体集積回路装置の製造方法
KR100445843B1 (ko) 반도체집적회로장치의제조방법및반도체집적회로장치
US6140174A (en) Methods of forming wiring layers on integrated circuits including regions of high and low topography
US6124638A (en) Semiconductor device and a method of manufacturing the same
JP3268158B2 (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19941117

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19991116

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19941117

Comment text: Patent Application

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 20010629

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20010821

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20010821

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20040615

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20050818

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20060818

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20070807

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20080822

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20090818

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20100817

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20110720

Start annual number: 11

End annual number: 11

FPAY Annual fee payment

Payment date: 20120802

Year of fee payment: 12

PR1001 Payment of annual fee

Payment date: 20120802

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 20130801

Year of fee payment: 13

PR1001 Payment of annual fee

Payment date: 20130801

Start annual number: 13

End annual number: 13

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20150517

Termination category: Expiration of duration