KR100254025B1 - 반도체 집적 회로 제조 방법 - Google Patents

반도체 집적 회로 제조 방법 Download PDF

Info

Publication number
KR100254025B1
KR100254025B1 KR1019920008675A KR920008675A KR100254025B1 KR 100254025 B1 KR100254025 B1 KR 100254025B1 KR 1019920008675 A KR1019920008675 A KR 1019920008675A KR 920008675 A KR920008675 A KR 920008675A KR 100254025 B1 KR100254025 B1 KR 100254025B1
Authority
KR
South Korea
Prior art keywords
gate structure
regions
insulating
oxide
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
KR1019920008675A
Other languages
English (en)
Korean (ko)
Other versions
KR920022562A (ko
Inventor
리쿠오-후아
성잔메
Original Assignee
죤 제이.키세인
아메리칸 텔리폰 앤드 텔레그라프 캄파니
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 죤 제이.키세인, 아메리칸 텔리폰 앤드 텔레그라프 캄파니 filed Critical 죤 제이.키세인
Publication of KR920022562A publication Critical patent/KR920022562A/ko
Application granted granted Critical
Publication of KR100254025B1 publication Critical patent/KR100254025B1/ko
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising semiconducting material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23—Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251—Source or drain electrodes for field-effect devices
    • H10D64/258—Source or drain electrodes for field-effect devices characterised by the relative positions of the source or drain electrodes with respect to the gate electrode
    • H10D64/259—Source or drain electrodes being self-aligned with the gate electrode and having bottom surfaces higher than the interface between the channel and the gate dielectric

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
KR1019920008675A 1991-05-30 1992-05-22 반도체 집적 회로 제조 방법 Expired - Lifetime KR100254025B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US707,365 1991-05-30
US07/707,365 US5879997A (en) 1991-05-30 1991-05-30 Method for forming self aligned polysilicon contact

Publications (2)

Publication Number Publication Date
KR920022562A KR920022562A (ko) 1992-12-19
KR100254025B1 true KR100254025B1 (ko) 2000-04-15

Family

ID=24841415

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920008675A Expired - Lifetime KR100254025B1 (ko) 1991-05-30 1992-05-22 반도체 집적 회로 제조 방법

Country Status (6)

Country Link
US (1) US5879997A (enExample)
EP (1) EP0516338B1 (enExample)
JP (1) JPH05166835A (enExample)
KR (1) KR100254025B1 (enExample)
DE (1) DE69226569T2 (enExample)
ES (1) ES2118793T3 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0167274B1 (ko) * 1995-12-07 1998-12-15 문정환 씨모스 아날로그 반도체장치와 그 제조방법
JP2925008B2 (ja) * 1997-01-30 1999-07-26 日本電気株式会社 半導体装置の製造方法
DE19718167C1 (de) * 1997-04-29 1998-06-18 Siemens Ag MOS-Transistor und Verfahren zu dessen Herstellung
JP2967477B2 (ja) * 1997-11-26 1999-10-25 日本電気株式会社 半導体装置の製造方法
US6140190A (en) * 1997-12-18 2000-10-31 Advanced Micro Devices Method and structure for elevated source/drain with polished gate electrode insulated gate field effect transistors
US6001697A (en) * 1998-03-24 1999-12-14 Mosel Vitelic Inc. Process for manufacturing semiconductor devices having raised doped regions
US6083798A (en) * 1998-05-26 2000-07-04 Advanced Micro Devices, Inc. Method of producing a metal oxide semiconductor device with raised source/drain
TW372349B (en) * 1998-06-08 1999-10-21 United Microelectronics Corp Bridge prevention method for self-aligned metal silicide
US6284610B1 (en) * 2000-09-21 2001-09-04 Chartered Semiconductor Manufacturing Ltd. Method to reduce compressive stress in the silicon substrate during silicidation
US6940134B2 (en) * 2002-07-02 2005-09-06 International Business Machines Corporation Semiconductor with contact contacting diffusion adjacent gate electrode
US20160005822A1 (en) * 2014-07-01 2016-01-07 Qualcomm Incorporated Self-aligned via for gate contact of semiconductor devices

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4072546A (en) * 1971-12-22 1978-02-07 Hercules Incorporated Use of graphite fibers to augment propellant burning rate
JPS5293278A (en) * 1976-01-30 1977-08-05 Matsushita Electronics Corp Manufacture for mos type semiconductor intergrated circuit
US4506437A (en) * 1978-05-26 1985-03-26 Rockwell International Corporation Process for and structure of high density VLSI circuits, having self-aligned gates and contacts for FET devices and conducting lines
JPS5832502B2 (ja) * 1978-12-29 1983-07-13 松下電器産業株式会社 半導体装置の製造方法
US4822754A (en) * 1983-05-27 1989-04-18 American Telephone And Telegraph Company, At&T Bell Laboratories Fabrication of FETs with source and drain contacts aligned with the gate electrode
US4546535A (en) * 1983-12-12 1985-10-15 International Business Machines Corporation Method of making submicron FET structure
DE3767431D1 (de) * 1986-04-23 1991-02-21 American Telephone & Telegraph Verfahren zur herstellung von halbleiterbauelementen.
FR2603128B1 (fr) * 1986-08-21 1988-11-10 Commissariat Energie Atomique Cellule de memoire eprom et son procede de fabrication
US4844776A (en) * 1987-12-04 1989-07-04 American Telephone And Telegraph Company, At&T Bell Laboratories Method for making folded extended window field effect transistor
JPH0770718B2 (ja) * 1988-06-09 1995-07-31 三菱電機株式会社 半導体装置およびその製造方法
JPH0242719A (ja) * 1988-08-02 1990-02-13 Oki Electric Ind Co Ltd 半導体装置の製造方法
JPH0736424B2 (ja) * 1988-12-17 1995-04-19 日本電気株式会社 読み出し専用半導体記憶装置の製造方法
EP0422824A1 (en) * 1989-10-12 1991-04-17 AT&T Corp. Field-effect transistor with polysilicon window pad
US5027187A (en) * 1990-03-22 1991-06-25 Harris Corporation Polycrystalline silicon ohmic contacts to group III-arsenide compound semiconductors

Also Published As

Publication number Publication date
EP0516338A2 (en) 1992-12-02
EP0516338A3 (enExample) 1994-01-19
DE69226569D1 (de) 1998-09-17
ES2118793T3 (es) 1998-10-01
JPH05166835A (ja) 1993-07-02
KR920022562A (ko) 1992-12-19
EP0516338B1 (en) 1998-08-12
DE69226569T2 (de) 1999-01-21
US5879997A (en) 1999-03-09

Similar Documents

Publication Publication Date Title
KR100484372B1 (ko) 반도체 구조물 제작 방법
KR100297306B1 (ko) 전계효과트랜지스터를구비한반도체디바이스및그제조방법
KR960001602B1 (ko) 집적회로 제조방법
KR100286073B1 (ko) 측벽막을 갖는 mosfet의 제조 방법
KR940007654B1 (ko) 불휘발성 반도체 메모리장치의 제조방법
KR100254025B1 (ko) 반도체 집적 회로 제조 방법
US4868137A (en) Method of making insulated-gate field effect transistor
US4494304A (en) Forming chan-stops by selectively implanting impurity ions through field-oxide layer during later stage of MOS-device fabrication
JPH0851144A (ja) 半導体集積回路の一部の構成体及びその製造方法
EP0197454B1 (en) Method for making semiconductor devices comprising insulating regions
KR20010056888A (ko) 반도체 메모리 제조방법
US6316804B1 (en) Oxygen implant self-aligned, floating gate and isolation structure
US5620911A (en) Method for fabricating a metal field effect transistor having a recessed gate
KR100486109B1 (ko) 아날로그 반도체소자의 제조방법
US7259070B2 (en) Semiconductor devices and methods for fabricating the same
JP2798953B2 (ja) 半導体装置及びその製造方法
JP3148227B2 (ja) 半導体装置の製造方法
KR100500937B1 (ko) 모스트랜지스터의 구조 및 그 제조방법
KR0183047B1 (ko) 반도체 소자의 제조방법
KR100240096B1 (ko) 반도체장치의 소자 제조방법
KR100674647B1 (ko) 고전압용 반도체 소자의 제조 방법
KR100226259B1 (ko) 반도체 소자 및 그의 제조방법
KR100273299B1 (ko) 모스 트랜지스터 제조방법
KR100228274B1 (ko) 반도체장치의 제조방법
JPH11354650A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19920522

PG1501 Laying open of application
A201 Request for examination
PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19961217

Comment text: Request for Examination of Application

Patent event code: PA02011R01I

Patent event date: 19920522

Comment text: Patent Application

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19990526

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19991028

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 20000128

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 20000129

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20030108

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20031223

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20041229

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20051230

Start annual number: 7

End annual number: 7

PR1001 Payment of annual fee

Payment date: 20061228

Start annual number: 8

End annual number: 8

PR1001 Payment of annual fee

Payment date: 20080103

Start annual number: 9

End annual number: 9

PR1001 Payment of annual fee

Payment date: 20090105

Start annual number: 10

End annual number: 10

PR1001 Payment of annual fee

Payment date: 20100119

Start annual number: 11

End annual number: 11

PR1001 Payment of annual fee

Payment date: 20110125

Start annual number: 12

End annual number: 12

FPAY Annual fee payment

Payment date: 20120125

Year of fee payment: 13

PR1001 Payment of annual fee

Payment date: 20120125

Start annual number: 13

End annual number: 13

EXPY Expiration of term
PC1801 Expiration of term

Termination date: 20130209

Termination category: Expiration of duration