KR0149256B1 - 씨모스 트랜지스터 제조방법 - Google Patents

씨모스 트랜지스터 제조방법

Info

Publication number
KR0149256B1
KR0149256B1 KR1019950026537A KR19950026537A KR0149256B1 KR 0149256 B1 KR0149256 B1 KR 0149256B1 KR 1019950026537 A KR1019950026537 A KR 1019950026537A KR 19950026537 A KR19950026537 A KR 19950026537A KR 0149256 B1 KR0149256 B1 KR 0149256B1
Authority
KR
South Korea
Prior art keywords
forming
region
transistor
ion implantation
gate electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019950026537A
Other languages
English (en)
Korean (ko)
Other versions
KR970013406A (ko
Inventor
정채현
Original Assignee
김주용
현대전자산업주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업주식회사 filed Critical 김주용
Priority to KR1019950026537A priority Critical patent/KR0149256B1/ko
Priority to US08/701,585 priority patent/US5856215A/en
Priority to JP8221622A priority patent/JPH09107038A/ja
Priority to TW085110288A priority patent/TW302526B/zh
Priority to CN96113302A priority patent/CN1058809C/zh
Publication of KR970013406A publication Critical patent/KR970013406A/ko
Application granted granted Critical
Publication of KR0149256B1 publication Critical patent/KR0149256B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/854Complementary IGFETs, e.g. CMOS comprising arrangements for preventing bipolar actions between the different IGFET regions, e.g. arrangements for latchup prevention

Landscapes

  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
KR1019950026537A 1995-08-25 1995-08-25 씨모스 트랜지스터 제조방법 Expired - Fee Related KR0149256B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1019950026537A KR0149256B1 (ko) 1995-08-25 1995-08-25 씨모스 트랜지스터 제조방법
US08/701,585 US5856215A (en) 1995-08-25 1996-08-22 Method of fabricating a CMOS transistor
JP8221622A JPH09107038A (ja) 1995-08-25 1996-08-23 Cmosトランジスターの製造方法
TW085110288A TW302526B (OSRAM) 1995-08-25 1996-08-23
CN96113302A CN1058809C (zh) 1995-08-25 1996-08-25 制造cmos晶体管的方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950026537A KR0149256B1 (ko) 1995-08-25 1995-08-25 씨모스 트랜지스터 제조방법

Publications (2)

Publication Number Publication Date
KR970013406A KR970013406A (ko) 1997-03-29
KR0149256B1 true KR0149256B1 (ko) 1998-10-01

Family

ID=19424476

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950026537A Expired - Fee Related KR0149256B1 (ko) 1995-08-25 1995-08-25 씨모스 트랜지스터 제조방법

Country Status (5)

Country Link
US (1) US5856215A (OSRAM)
JP (1) JPH09107038A (OSRAM)
KR (1) KR0149256B1 (OSRAM)
CN (1) CN1058809C (OSRAM)
TW (1) TW302526B (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100424170B1 (ko) * 2001-06-28 2004-03-24 주식회사 하이닉스반도체 반도체 소자의 풀 씨모스 에스램 셀 제조방법

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11176949A (ja) * 1997-12-15 1999-07-02 Sony Corp 半導体装置
KR100464664B1 (ko) * 2003-03-12 2005-01-03 주식회사 하이닉스반도체 고전압 소자의 웰 구조
JP2008205053A (ja) * 2007-02-17 2008-09-04 Seiko Instruments Inc 半導体装置
JP2008210902A (ja) * 2007-02-24 2008-09-11 Seiko Instruments Inc カレントミラー回路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57107066A (en) * 1980-12-25 1982-07-03 Toshiba Corp Complementary semiconductor device and manufacture thereof
JPS5817655A (ja) * 1981-07-24 1983-02-01 Hitachi Ltd 半導体装置の製造方法
FR2555364B1 (fr) * 1983-11-18 1990-02-02 Hitachi Ltd Procede de fabrication de connexions d'un dispositif a circuits integres a semi-conducteurs comportant en particulier un mitset
JPS61207052A (ja) * 1985-03-12 1986-09-13 Sanyo Electric Co Ltd 高耐圧cmos半導体装置
DE3650638T2 (de) * 1985-03-22 1998-02-12 Nippon Electric Co Integrierte Halbleiterschaltung mit Isolationszone
JPH01289157A (ja) * 1988-05-17 1989-11-21 Fujitsu Ltd 相補型mosトランジスタとその製造方法
JPH01308067A (ja) * 1988-06-06 1989-12-12 Nec Corp 半導体装置
JPH0252463A (ja) * 1988-08-17 1990-02-22 Texas Instr Japan Ltd 半導体集積回路装置
US5135888A (en) * 1989-01-18 1992-08-04 Sgs-Thomson Microelectronics, Inc. Field effect device with polycrystalline silicon channel
JPH0340463A (ja) * 1989-03-15 1991-02-21 Hitachi Ltd 半導体装置及びその製造方法
JPH0758701B2 (ja) * 1989-06-08 1995-06-21 株式会社東芝 半導体装置の製造方法
JP3184298B2 (ja) * 1992-05-28 2001-07-09 沖電気工業株式会社 Cmos出力回路
US5506161A (en) * 1994-10-24 1996-04-09 Motorola, Inc. Method of manufacturing graded channels underneath the gate electrode extensions

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100424170B1 (ko) * 2001-06-28 2004-03-24 주식회사 하이닉스반도체 반도체 소자의 풀 씨모스 에스램 셀 제조방법

Also Published As

Publication number Publication date
US5856215A (en) 1999-01-05
JPH09107038A (ja) 1997-04-22
TW302526B (OSRAM) 1997-04-11
CN1149763A (zh) 1997-05-14
CN1058809C (zh) 2000-11-22
KR970013406A (ko) 1997-03-29

Similar Documents

Publication Publication Date Title
US6204105B1 (en) Method for fabricating a polycide semiconductor device
US5532178A (en) Gate process for NMOS ESD protection circuits
US5223456A (en) High density local interconnect in an integrated circit using metal silicide
US5821590A (en) Semiconductor interconnection device with both n- and p-doped regions
JPH0513713A (ja) 半導体装置
US6274914B1 (en) CMOS integrated circuits including source/drain plug
US6555915B1 (en) Integrated circuit having interconnect to a substrate and method therefor
JPH02192723A (ja) 半導体装置の製造方法
JP2006500759A5 (OSRAM)
KR0149256B1 (ko) 씨모스 트랜지스터 제조방법
US6096600A (en) Method of forming a capacitative section of a semiconductor device and method of forming a capacitative section and gate section of a semiconductor device
KR100401495B1 (ko) 반도체 소자의 트랜지스터 제조방법
KR0131741B1 (ko) 반도체 기억장치 및 그 제조방법
US20020008259A1 (en) Method of fabricating a semiconductor device with an open drain input/output terminal
KR0147776B1 (ko) 씨모드 인버터의 결선방법
KR100197650B1 (ko) 듀얼 폴리사이드 인터콘넥션 형성방법
JPH0411770A (ja) 半導体装置の製造方法
JP2993041B2 (ja) 相補型mos半導体装置
JPH04257255A (ja) 不揮発性メモリの製造方法
KR20010017496A (ko) 반도체 소자 제조방법
JPH04107860A (ja) 半導体集積回路の製造方法
JPH03222456A (ja) 半導体装置の素子分離構造
JPH06283678A (ja) Mos型半導体装置及びその製造方法
KR970018628A (ko) 비휘발성 메모리 소자 및 그 제조방법
JP2000243855A (ja) 半導体装置とその製造方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

FPAY Annual fee payment

Payment date: 20090526

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20100604

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20100604

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000