JPWO2024150368A5 - - Google Patents
Download PDFInfo
- Publication number
- JPWO2024150368A5 JPWO2024150368A5 JP2024569941A JP2024569941A JPWO2024150368A5 JP WO2024150368 A5 JPWO2024150368 A5 JP WO2024150368A5 JP 2024569941 A JP2024569941 A JP 2024569941A JP 2024569941 A JP2024569941 A JP 2024569941A JP WO2024150368 A5 JPWO2024150368 A5 JP WO2024150368A5
- Authority
- JP
- Japan
- Prior art keywords
- region
- trench
- semiconductor device
- trenches
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2023/000592 WO2024150368A1 (ja) | 2023-01-12 | 2023-01-12 | 半導体装置、および、半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPWO2024150368A1 JPWO2024150368A1 (https=) | 2024-07-18 |
| JPWO2024150368A5 true JPWO2024150368A5 (https=) | 2025-03-27 |
| JP7851428B2 JP7851428B2 (ja) | 2026-04-24 |
Family
ID=91896554
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2024569941A Active JP7851428B2 (ja) | 2023-01-12 | 2023-01-12 | 半導体装置、および、半導体装置の製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP7851428B2 (https=) |
| CN (1) | CN120457788A (https=) |
| DE (1) | DE112023005602T5 (https=) |
| WO (1) | WO2024150368A1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN121548078B (zh) * | 2026-01-19 | 2026-04-14 | 广东芯粤能半导体有限公司 | 集成鳍式结构的元胞结构及其制备方法、SiC功率器件 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007088010A (ja) * | 2005-09-20 | 2007-04-05 | Denso Corp | 半導体装置およびその製造方法 |
| WO2013076890A1 (ja) * | 2011-11-21 | 2013-05-30 | パナソニック株式会社 | 半導体装置及びその製造方法 |
| JP5790573B2 (ja) * | 2012-04-03 | 2015-10-07 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
| JP6848317B2 (ja) * | 2016-10-05 | 2021-03-24 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
| JP7196463B2 (ja) * | 2018-08-23 | 2022-12-27 | 富士電機株式会社 | 炭化珪素半導体装置の製造方法および炭化珪素半導体装置 |
| JP7331653B2 (ja) * | 2019-11-19 | 2023-08-23 | 株式会社デンソー | 半導体装置の製造方法 |
| JP2021136313A (ja) * | 2020-02-26 | 2021-09-13 | 株式会社日立製作所 | 半導体装置およびその製造方法 |
-
2023
- 2023-01-12 JP JP2024569941A patent/JP7851428B2/ja active Active
- 2023-01-12 CN CN202380089855.3A patent/CN120457788A/zh active Pending
- 2023-01-12 DE DE112023005602.1T patent/DE112023005602T5/de active Pending
- 2023-01-12 WO PCT/JP2023/000592 patent/WO2024150368A1/ja not_active Ceased
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102904476B1 (ko) | 적층된 나노시트 트랜지스터들을 포함하는 소자들 | |
| JP5130574B2 (ja) | トランジスタ | |
| US8507342B2 (en) | Semiconductor device with buried bit lines and method for fabricating the same | |
| US11616066B2 (en) | Semiconductor device and manufacturing method of the same | |
| KR102258944B1 (ko) | 워드 라인 에칭 프로세스 윈도우를 개선하기 위한 제어 게이트 스트랩 레이아웃 | |
| US10707312B2 (en) | Semiconductor device | |
| EP3449501B1 (en) | Reduced size split gate non-volatile flash memory cell and method of making same | |
| JP2013080976A (ja) | 格子状レイアウトを有するトランジスタのゲート金属ルーティング | |
| JP7717900B2 (ja) | 半導体装置 | |
| JP5426130B2 (ja) | ストレージノードを有する半導体装置及びその形成方法 | |
| JPWO2023199570A5 (https=) | ||
| JPWO2023176118A5 (https=) | ||
| JP5975543B2 (ja) | 半導体装置および半導体装置の製造方法 | |
| JPWO2024150368A5 (https=) | ||
| KR101959388B1 (ko) | 반도체 소자 및 그 제조 방법 | |
| JPWO2022004807A5 (https=) | ||
| CN209515676U (zh) | 半导体器件及芯片 | |
| JPWO2024143378A5 (https=) | ||
| JP5879732B2 (ja) | トレンチ絶縁ゲート型半導体装置 | |
| JPWO2024053267A5 (https=) | ||
| JP6273329B2 (ja) | 半導体装置 | |
| TW201935568A (zh) | 半導體裝置 | |
| JPWO2022070304A5 (https=) | ||
| CN109935635A (zh) | 半导体器件及其形成方法、芯片 | |
| US20250203897A1 (en) | Semiconductor device and method for manufacturing semiconductor device |