JPS645461B2 - - Google Patents
Info
- Publication number
- JPS645461B2 JPS645461B2 JP16364080A JP16364080A JPS645461B2 JP S645461 B2 JPS645461 B2 JP S645461B2 JP 16364080 A JP16364080 A JP 16364080A JP 16364080 A JP16364080 A JP 16364080A JP S645461 B2 JPS645461 B2 JP S645461B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- signal
- input
- output signal
- switching means
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012360 testing method Methods 0.000 claims description 33
- 239000000872 buffer Substances 0.000 claims description 8
- 102100023941 G-protein-signaling modulator 2 Human genes 0.000 description 6
- 101000904754 Homo sapiens G-protein-signaling modulator 2 Proteins 0.000 description 6
- 238000011990 functional testing Methods 0.000 description 4
- 230000002950 deficient Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16364080A JPS5787150A (en) | 1980-11-19 | 1980-11-19 | Large-scale integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16364080A JPS5787150A (en) | 1980-11-19 | 1980-11-19 | Large-scale integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5787150A JPS5787150A (en) | 1982-05-31 |
JPS645461B2 true JPS645461B2 (el) | 1989-01-30 |
Family
ID=15777777
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16364080A Granted JPS5787150A (en) | 1980-11-19 | 1980-11-19 | Large-scale integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5787150A (el) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02106849U (el) * | 1989-02-09 | 1990-08-24 |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58145140A (ja) * | 1982-02-23 | 1983-08-29 | Nec Corp | 半導体特性測定装置 |
JPS604232A (ja) * | 1983-06-22 | 1985-01-10 | Toshiba Corp | Lsiのテストモ−ド指定方式 |
US4553049A (en) * | 1983-10-07 | 1985-11-12 | International Business Machines Corporation | Oscillation prevention during testing of integrated circuit logic chips |
JPS60150662A (ja) * | 1984-01-18 | 1985-08-08 | Hitachi Ltd | 半導体集積論理装置 |
JP2590105B2 (ja) * | 1987-05-30 | 1997-03-12 | 株式会社東芝 | 半導体集積回路装置 |
-
1980
- 1980-11-19 JP JP16364080A patent/JPS5787150A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02106849U (el) * | 1989-02-09 | 1990-08-24 |
Also Published As
Publication number | Publication date |
---|---|
JPS5787150A (en) | 1982-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Gillis et al. | Delay test of chip I/Os using LSSD boundary scan | |
JPS645461B2 (el) | ||
US6105153A (en) | Semiconductor integrated circuit and its evaluating method | |
JPH0862294A (ja) | 半導体装置及び半導体装置のテスト方法 | |
JP2008508541A (ja) | 回路相互接続試験の構成とその手法 | |
JP4314096B2 (ja) | 半導体集積回路検査装置および半導体集積回路検査方法 | |
JP2000221242A (ja) | 半導体試験装置 | |
JPH11101850A (ja) | Ic試験装置 | |
KR100697264B1 (ko) | 딜레이 체인 회로를 이용한 반도체 장치의 테스트 회로 및그의 테스트 방법 | |
US20030062917A1 (en) | Semiconductor inspection device | |
Wilkins et al. | A structure for interconnect testing on mixed-signal boards | |
JP2723698B2 (ja) | 半導体集積回路のテスト回路 | |
JP2960247B2 (ja) | 集積回路 | |
JPH0210178A (ja) | 論理回路 | |
JP2972515B2 (ja) | 入出力バッファテスト回路 | |
JP3104739B2 (ja) | Lsiの不良解析に用いるlsiテスター | |
JPH11142489A (ja) | Lsi検査方法 | |
JPH01179447A (ja) | 半導体集積回路 | |
JPH04213849A (ja) | 半導体装置及びその初期不良検出方法 | |
JPH09159727A (ja) | Cmos半導体装置 | |
JP2003084045A (ja) | 半導体集積回路の試験装置および方法 | |
JPS60147127A (ja) | 内部信号テスト回路付集積回路 | |
JPS60154637A (ja) | 集積回路装置 | |
JPS6261973B2 (el) | ||
JPS63308364A (ja) | 半導体集積回路 |