JPS6394645A - 電子装置 - Google Patents

電子装置

Info

Publication number
JPS6394645A
JPS6394645A JP61240693A JP24069386A JPS6394645A JP S6394645 A JPS6394645 A JP S6394645A JP 61240693 A JP61240693 A JP 61240693A JP 24069386 A JP24069386 A JP 24069386A JP S6394645 A JPS6394645 A JP S6394645A
Authority
JP
Japan
Prior art keywords
insulating film
opening
semiconductor element
circuit wiring
front surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61240693A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0319703B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Masanobu Obara
小原　雅信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP61240693A priority Critical patent/JPS6394645A/ja
Priority to US07/107,396 priority patent/US4907061A/en
Publication of JPS6394645A publication Critical patent/JPS6394645A/ja
Publication of JPH0319703B2 publication Critical patent/JPH0319703B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP61240693A 1986-10-08 1986-10-08 電子装置 Granted JPS6394645A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP61240693A JPS6394645A (ja) 1986-10-08 1986-10-08 電子装置
US07/107,396 US4907061A (en) 1986-10-08 1987-10-06 Electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61240693A JPS6394645A (ja) 1986-10-08 1986-10-08 電子装置

Publications (2)

Publication Number Publication Date
JPS6394645A true JPS6394645A (ja) 1988-04-25
JPH0319703B2 JPH0319703B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-03-15

Family

ID=17063296

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61240693A Granted JPS6394645A (ja) 1986-10-08 1986-10-08 電子装置

Country Status (2)

Country Link
US (1) US4907061A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6394645A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5182631A (en) * 1988-04-15 1993-01-26 Nippon Telegraph And Telephone Corporation Film carrier for RF IC
US6756670B1 (en) * 1988-08-26 2004-06-29 Semiconductor Energy Laboratory Co., Ltd. Electronic device and its manufacturing method
KR930010072B1 (ko) * 1990-10-13 1993-10-14 금성일렉트론 주식회사 Ccd패키지 및 그 제조방법
FR2674681A1 (fr) * 1991-03-28 1992-10-02 Em Microelectronic Marin Sa Composant electronique ultramince et procede pour sa fabrication.
US5151769A (en) * 1991-04-04 1992-09-29 General Electric Company Optically patterned RF shield for an integrated circuit chip for analog and/or digital operation at microwave frequencies
EP0637196A4 (en) * 1993-01-15 1995-04-19 Vilyam Lazarevich Sanderov PROCESS FOR PRODUCING INTEGRATED MICROCIRCUITS.
WO1994016460A1 (en) * 1993-01-15 1994-07-21 Vilyam Lazarevich Sanderov Integrated microcircuit
US5583370A (en) * 1994-03-04 1996-12-10 Motorola Inc. Tab semiconductor device having die edge protection and method for making the same
JP3332654B2 (ja) * 1995-05-12 2002-10-07 株式会社東芝 半導体装置用基板、半導体装置および半導体装置の製造方法
US6022763A (en) * 1996-05-10 2000-02-08 Kabushiki Kaisha Toshiba Substrate for semiconductor device, semiconductor device using the same, and method for manufacture thereof
DE19625228C2 (de) 1996-06-24 1998-05-14 Siemens Ag Systemträger für die Montage einer integrierten Schaltung in einem Spritzgußgehäuse
JPH10326795A (ja) * 1997-03-28 1998-12-08 Sony Corp 半導体装置とその製造方法
US6208019B1 (en) * 1998-03-13 2001-03-27 Kabushiki Kaisha Toshiba Ultra-thin card-type semiconductor device having an embredded semiconductor element in a space provided therein
DE10340129B4 (de) * 2003-08-28 2006-07-13 Infineon Technologies Ag Elektronisches Modul mit Steckkontakten und Verfahren zur Herstellung desselben
US10339434B2 (en) * 2015-09-18 2019-07-02 X-Card Holdings, Llc Self-centered inlay and core layer for information carrying card, process and resulting products
US12220897B2 (en) 2022-10-20 2025-02-11 X-Card Holdings, Llc Core layer for information carrying card, resulting information carrying card, and methods of making the same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3868724A (en) * 1973-11-21 1975-02-25 Fairchild Camera Instr Co Multi-layer connecting structures for packaging semiconductor devices mounted on a flexible carrier
JPS5211767A (en) * 1975-07-17 1977-01-28 Matsushita Electric Ind Co Ltd Semiconductor device
JPS5230184A (en) * 1975-09-02 1977-03-07 Sharp Corp Semiconductor device
JPS5237769A (en) * 1975-09-19 1977-03-23 Seiko Instr & Electronics Ltd Semiconductor device
US4210926A (en) * 1977-12-07 1980-07-01 Siemens Aktiengesellschaft Intermediate member for mounting and contacting a semiconductor body
JPS5552250A (en) * 1978-10-11 1980-04-16 Nippon Telegr & Teleph Corp <Ntt> Connecting structure in semiconductor integrated circuit
DE3123198C2 (de) * 1980-12-08 1993-10-07 Gao Ges Automation Org Trägerelemente für einen IC-Baustein
US4701781A (en) * 1984-07-05 1987-10-20 National Semiconductor Corporation Pre-testable semiconductor die package
US4701999A (en) * 1985-12-17 1987-10-27 Pnc, Inc. Method of making sealed housings containing delicate structures

Also Published As

Publication number Publication date
JPH0319703B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-03-15
US4907061A (en) 1990-03-06

Similar Documents

Publication Publication Date Title
KR100368698B1 (ko) 반도체패키지와,그것을이용한반도체장치및그제조방법
JP2583597B2 (ja) 集積回路装置パッケージ
US5519936A (en) Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5081520A (en) Chip mounting substrate having an integral molded projection and conductive pattern
US5677575A (en) Semiconductor package having semiconductor chip mounted on board in face-down relation
EP0645805B1 (en) Method for mounting a semiconductor device on a circuit board, and a circuit board with a semiconductor device mounted thereon
EP0689243B1 (en) Semiconductor device assembly
JPS6394645A (ja) 電子装置
US4423435A (en) Assembly of an electronic device on an insulative substrate
JPH0794551A (ja) 半導体装置
JPH03108744A (ja) 樹脂封止型半導体装置
JPH01198351A (ja) 電子素子とそのコンタクトを基板上に固定する方法
US7190063B2 (en) Semiconductor device and method of manufacturing the same, circuit board, and electronic apparatus
JPH06334070A (ja) 混成集積回路装置
JPS62260343A (ja) 半導体装置
JP3045940B2 (ja) 半導体装置およびその製造方法
JPS6239036A (ja) ハイブリツドｉｃ
KR19980027872A (ko) 칩 카드
JPH04150061A (ja) 半導体装置
JPS6011646Y2 (ja) フラツトパツケ−ジ
JPH06140535A (ja) テープキャリアパッケージ型半導体装置
JPH0448769A (ja) 半導体装置
JPH08213733A (ja) 混成集積回路装置
JPS62179196A (ja) 半導体搭載装置
JPS62109350A (ja) 半導体装置の製造方法及びこれに用いるキヤリアテ−プ