JPS6375955A - プログラムモ−ド・アクセス制御方式 - Google Patents

プログラムモ−ド・アクセス制御方式

Info

Publication number
JPS6375955A
JPS6375955A JP61219126A JP21912686A JPS6375955A JP S6375955 A JPS6375955 A JP S6375955A JP 61219126 A JP61219126 A JP 61219126A JP 21912686 A JP21912686 A JP 21912686A JP S6375955 A JPS6375955 A JP S6375955A
Authority
JP
Japan
Prior art keywords
input
control
output
access
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61219126A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056901B2 (US06653308-20031125-C00199.png
Inventor
Hiroki Masuda
増田　博樹
Tetsuo Kawamata
川俣　徹男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61219126A priority Critical patent/JPS6375955A/ja
Priority to CA000546602A priority patent/CA1297198C/en
Priority to DE3788548T priority patent/DE3788548T2/de
Priority to EP87113616A priority patent/EP0260693B1/en
Publication of JPS6375955A publication Critical patent/JPS6375955A/ja
Priority to US07/462,883 priority patent/US5062073A/en
Publication of JPH056901B2 publication Critical patent/JPH056901B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G06F13/126—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine and has means for transferring I/O instructions and statuses between control unit and main processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
JP61219126A 1986-09-19 1986-09-19 プログラムモ−ド・アクセス制御方式 Granted JPS6375955A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP61219126A JPS6375955A (ja) 1986-09-19 1986-09-19 プログラムモ−ド・アクセス制御方式
CA000546602A CA1297198C (en) 1986-09-19 1987-09-10 Program mode access control system
DE3788548T DE3788548T2 (de) 1986-09-19 1987-09-17 Zugriffssteuerungssystem mit Programmodus.
EP87113616A EP0260693B1 (en) 1986-09-19 1987-09-17 Program mode access control system
US07/462,883 US5062073A (en) 1986-09-19 1990-01-03 Input output control system using a fifo to record access information of control registers by a master device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61219126A JPS6375955A (ja) 1986-09-19 1986-09-19 プログラムモ−ド・アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS6375955A true JPS6375955A (ja) 1988-04-06
JPH056901B2 JPH056901B2 (US06653308-20031125-C00199.png) 1993-01-27

Family

ID=16730645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61219126A Granted JPS6375955A (ja) 1986-09-19 1986-09-19 プログラムモ−ド・アクセス制御方式

Country Status (5)

Country Link
US (1) US5062073A (US06653308-20031125-C00199.png)
EP (1) EP0260693B1 (US06653308-20031125-C00199.png)
JP (1) JPS6375955A (US06653308-20031125-C00199.png)
CA (1) CA1297198C (US06653308-20031125-C00199.png)
DE (1) DE3788548T2 (US06653308-20031125-C00199.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02158857A (ja) * 1988-12-13 1990-06-19 Nec Corp 入出力制御装置の制御方式

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3853071D1 (de) * 1988-09-30 1995-03-23 Siemens Nixdorf Inf Syst Verfahren zur Steuerung der Datenübertragung einer Zentraleinheiten-Anschlusssteuerungsschaltung und Schaltungsanordnung zur Durchführung desVerfahrens.
US5146574A (en) * 1989-06-27 1992-09-08 Sf2 Corporation Method and circuit for programmable selecting a variable sequence of element using write-back
JPH0362670A (ja) * 1989-07-31 1991-03-18 Canon Inc 画像通信装置
CA2028378A1 (en) * 1989-11-03 1991-05-04 Timothy K. Waldrop Floppy disk controller with dma verify operations
EP0458304B1 (en) * 1990-05-22 1997-10-08 Nec Corporation Direct memory access transfer controller and use
AU652371B2 (en) * 1990-06-29 1994-08-25 Fujitsu Limited Data transfer system
JP3448689B2 (ja) * 1993-02-22 2003-09-22 株式会社日立製作所 Ｉｏ制御方法および情報処理装置
GB9315753D0 (en) * 1993-07-30 1993-09-15 Communicate Ltd Digital communication unit monitoring
US6081880A (en) * 1995-03-09 2000-06-27 Lsi Logic Corporation Processor having a scalable, uni/multi-dimensional, and virtually/physically addressed operand register file
US5966529A (en) * 1995-05-15 1999-10-12 Zsp Corporation Processor having auxiliary operand register file and complementary arrangements for non-disruptively performing adjunct execution
US5900025A (en) * 1995-09-12 1999-05-04 Zsp Corporation Processor having a hierarchical control register file and methods for operating the same
GB2308902B (en) * 1996-01-04 2000-03-29 Motorola Inc Peripheral module and microprocessor system
US6721824B1 (en) * 1998-06-19 2004-04-13 Cisco Technology, Inc. Method and apparatus for assisting communication of information between two processes
US6640269B1 (en) * 1998-06-19 2003-10-28 Cisco Technology, Inc. Method and apparatus for assisting communication of information between two processes
US6381659B2 (en) * 1999-01-19 2002-04-30 Maxtor Corporation Method and circuit for controlling a first-in-first-out (FIFO) buffer using a bank of FIFO address registers capturing and saving beginning and ending write-pointer addresses
US6374319B1 (en) 1999-06-22 2002-04-16 Philips Electronics North America Corporation Flag-controlled arbitration of requesting agents
CN116662254B (zh) * 2023-07-31 2024-02-23 广州中基国威电子科技有限公司 片上高速总线架构、数据传输方法及嵌入式微处理器

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55143635A (en) * 1979-04-24 1980-11-10 Nec Corp Input-output controller
JPS58221425A (ja) * 1982-06-16 1983-12-23 Hitachi Ltd マルチアクセス入出力インタ−フエイス

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3979730A (en) * 1974-10-30 1976-09-07 Motorola, Inc. Interface adaptor having control register
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4268906A (en) * 1978-12-22 1981-05-19 International Business Machines Corporation Data processor input/output controller
US4371932A (en) * 1979-07-30 1983-02-01 International Business Machines Corp. I/O Controller for transferring data between a host processor and multiple I/O units
JPS5789128A (en) * 1980-11-25 1982-06-03 Hitachi Ltd Controlling system for information interchange
JPS57169865A (en) * 1981-04-14 1982-10-19 Fuji Xerox Co Ltd Picture information storage device
US4484263A (en) * 1981-09-25 1984-11-20 Data General Corporation Communications controller
US4543627A (en) * 1981-12-14 1985-09-24 At&T Bell Laboratories Internal communication arrangement for a multiprocessor system
US4514823A (en) * 1982-01-15 1985-04-30 International Business Machines Corporation Apparatus and method for extending a parallel channel to a serial I/O device
US4494190A (en) * 1982-05-12 1985-01-15 Honeywell Information Systems Inc. FIFO buffer to cache memory
US4571671A (en) * 1983-05-13 1986-02-18 International Business Machines Corporation Data processor having multiple-buffer adapter between a system channel and an input/output bus
US4591973A (en) * 1983-06-06 1986-05-27 Sperry Corporation Input/output system and method for digital computers
JPS60256860A (ja) * 1984-06-01 1985-12-18 Hitachi Ltd 論理集積回路
US4783730A (en) * 1986-09-19 1988-11-08 Datapoint Corporation Input/output control technique utilizing multilevel memory structure for processor and I/O communication

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55143635A (en) * 1979-04-24 1980-11-10 Nec Corp Input-output controller
JPS58221425A (ja) * 1982-06-16 1983-12-23 Hitachi Ltd マルチアクセス入出力インタ−フエイス

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02158857A (ja) * 1988-12-13 1990-06-19 Nec Corp 入出力制御装置の制御方式

Also Published As

Publication number Publication date
EP0260693A3 (en) 1989-02-22
EP0260693B1 (en) 1993-12-22
CA1297198C (en) 1992-03-10
JPH056901B2 (US06653308-20031125-C00199.png) 1993-01-27
EP0260693A2 (en) 1988-03-23
DE3788548T2 (de) 1994-05-19
US5062073A (en) 1991-10-29
DE3788548D1 (de) 1994-02-03

Similar Documents

Publication Publication Date Title
JPS6375955A (ja) プログラムモ−ド・アクセス制御方式
US6154793A (en) DMA with dynamically assigned channels, flexible block boundary notification and recording, type code checking and updating, commands, and status reporting
EP0523764A2 (en) Computer system having direct bus attachment between processor and dynamic main memory, and having in-processor DMA control with respect to a plurality of data exchange means also connected to said bus, and central processor for use in such computer system
US7433977B2 (en) DMAC to handle transfers of unknown lengths
CA2289192C (en) Communication dma device
JP2002543514A (ja) ディスク・コントローラ・メモリ・アーキテクチャ用システムおよび方法
JPH01125644A (ja) データ転送装置
JPS581454B2 (ja) 入出力制御方式
JP2001056793A (ja) 情報処理装置
JPH0736806A (ja) Ｄｍａ方式
JP2594611B2 (ja) Ｄｍａ転送制御装置
JP2537541B2 (ja) Ｄｍａ制御方式
JP2533886B2 (ja) デ―タ転送方式
JP3241072B2 (ja) コンピュータシステム
JP3057754B2 (ja) メモリ回路および分散処理システム
JPS5854414B2 (ja) デ−タ処理装置におけるデ−タ変換制御方式
JP2768022B2 (ja) メモリコントローラ
JPH0310354A (ja) データ転送制御システム
JPH1040213A (ja) 情報処理装置のｄｍａデータ転送方法
JPS581455B2 (ja) 入出力制御方式
JPH0425581B2 (US06653308-20031125-C00199.png)
JPS63288352A (ja) Ｄｍａ制御装置
JPH0318144A (ja) Ｌａｎアダプタ
JP2004013794A (ja) 半導体集積回路装置
JPH02301851A (ja) システムバスアクセス方式