JPS6359535B2 - - Google Patents

Info

Publication number
JPS6359535B2
JPS6359535B2 JP55090129A JP9012980A JPS6359535B2 JP S6359535 B2 JPS6359535 B2 JP S6359535B2 JP 55090129 A JP55090129 A JP 55090129A JP 9012980 A JP9012980 A JP 9012980A JP S6359535 B2 JPS6359535 B2 JP S6359535B2
Authority
JP
Japan
Prior art keywords
insulating layer
component
wiring
recess
metal substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55090129A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5715447A (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9012980A priority Critical patent/JPS5715447A/ja
Priority to US06/277,807 priority patent/US4544989A/en
Priority to DE3125518A priority patent/DE3125518C2/de
Priority to FR8112887A priority patent/FR2485866B1/fr
Publication of JPS5715447A publication Critical patent/JPS5715447A/ja
Publication of JPS6359535B2 publication Critical patent/JPS6359535B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/05—Insulated conductive substrates, e.g. insulated metal substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/096—Vertically aligned vias, holes or stacked vias

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP9012980A 1980-06-30 1980-06-30 Production of substrate for carrying components Granted JPS5715447A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP9012980A JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components
US06/277,807 US4544989A (en) 1980-06-30 1981-06-26 Thin assembly for wiring substrate
DE3125518A DE3125518C2 (de) 1980-06-30 1981-06-29 Verfahren zur Herstellung einer dünnen Verdrahtungsanordnung
FR8112887A FR2485866B1 (fr) 1980-06-30 1981-06-30 Substrat de cablage mince

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9012980A JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components

Publications (2)

Publication Number Publication Date
JPS5715447A JPS5715447A (en) 1982-01-26
JPS6359535B2 true JPS6359535B2 (en, 2012) 1988-11-21

Family

ID=13989893

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9012980A Granted JPS5715447A (en) 1980-06-30 1980-06-30 Production of substrate for carrying components

Country Status (1)

Country Link
JP (1) JPS5715447A (en, 2012)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3032071U (ja) * 1996-06-05 1996-12-13 スケーター株式会社 多目的な化粧用品収納テーブル

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61287128A (ja) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd 電子素子用チツプキヤリア
JPS61287129A (ja) * 1985-06-13 1986-12-17 Matsushita Electric Works Ltd 電子素子用チツプキヤリア
JPS6215882A (ja) * 1985-07-12 1987-01-24 松下電工株式会社 電子素子用チツプキヤリア
JPS63311746A (ja) * 1987-06-15 1988-12-20 Mitsubishi Gas Chem Co Inc Ｉｃチップ搭載用多層板の製造法
JP2597264B2 (ja) * 1992-02-10 1997-04-02 鐘紡株式会社 かつら及びかつらの製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5716492B2 (en, 2012) * 1973-07-11 1982-04-05

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3032071U (ja) * 1996-06-05 1996-12-13 スケーター株式会社 多目的な化粧用品収納テーブル

Also Published As

Publication number Publication date
JPS5715447A (en) 1982-01-26

Similar Documents

Publication Publication Date Title
US5661089A (en) Method for making a semiconductor chip package with enhanced thermal conductivity
JP2003522401A (ja) 積層型集積回路パッケージ
JP3502800B2 (ja) 半導体装置の製造方法
JPH02272737A (ja) 半導体の突起電極構造及び突起電極形成方法
JPH07201864A (ja) 突起電極形成方法
JPS6359535B2 (en, 2012)
GB2334375A (en) Mounting electronic devices on substrates
JP2636602B2 (ja) 半導体装置
JPH05327152A (ja) 配線基板及びその製造方法
JPH06177315A (ja) 多層リードフレーム
JP2000114412A (ja) 回路基板の製造方法
JP2799465B2 (ja) 磁性合金層被覆回路基板
JPH08222828A (ja) プリント配線板及びその製造方法
JP3337911B2 (ja) 半導体装置及びその製造方法
JP3214507B2 (ja) 電子部品、電子回路素子搭載用基板及びその製造方法
JP2649438B2 (ja) 回路部品搭載用端子を備えた回路基板及びその製造法
JP2863358B2 (ja) セラミック多層基板
JP2787230B2 (ja) 電子部品塔載用基板
JP3177934B2 (ja) マルチチップ半導体装置
JP2532400Y2 (ja) ハイブリットｉｃ
JPH03268385A (ja) はんだバンプとその製造方法
JP3959697B2 (ja) 半導体装置及び半導体装置の製造方法並びに配線基板
JP3565872B2 (ja) 薄膜多層配線基板
JPH0636592Y2 (ja) 混成集積回路装置
JPH05326814A (ja) 電子回路素子搭載用リードフレーム