JPS6354222B2 - - Google Patents

Info

Publication number
JPS6354222B2
JPS6354222B2 JP57228953A JP22895382A JPS6354222B2 JP S6354222 B2 JPS6354222 B2 JP S6354222B2 JP 57228953 A JP57228953 A JP 57228953A JP 22895382 A JP22895382 A JP 22895382A JP S6354222 B2 JPS6354222 B2 JP S6354222B2
Authority
JP
Japan
Prior art keywords
resin
conductor pattern
integrated circuit
circuit element
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57228953A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59120884A (ja
Inventor
Kunio Sakuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP57228953A priority Critical patent/JPS59120884A/ja
Priority to CH694183A priority patent/CH660551GA3/fr
Publication of JPS59120884A publication Critical patent/JPS59120884A/ja
Priority to US06/891,084 priority patent/US4644445A/en
Publication of JPS6354222B2 publication Critical patent/JPS6354222B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Clocks (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP57228953A 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造 Granted JPS59120884A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP57228953A JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造
CH694183A CH660551GA3 (enExample) 1982-12-27 1983-12-27
US06/891,084 US4644445A (en) 1982-12-27 1986-07-31 Resin mounting structure for an integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57228953A JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造

Publications (2)

Publication Number Publication Date
JPS59120884A JPS59120884A (ja) 1984-07-12
JPS6354222B2 true JPS6354222B2 (enExample) 1988-10-27

Family

ID=16884439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57228953A Granted JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造

Country Status (1)

Country Link
JP (1) JPS59120884A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62184494U (enExample) * 1986-05-15 1987-11-24
JPH0749433Y2 (ja) * 1987-10-02 1995-11-13 セイコーエプソン株式会社 電子時計用回路ブロック
US5438216A (en) * 1992-08-31 1995-08-01 Motorola, Inc. Light erasable multichip module
JP3683996B2 (ja) * 1996-07-30 2005-08-17 株式会社東芝 半導体装置およびその製造方法

Also Published As

Publication number Publication date
JPS59120884A (ja) 1984-07-12

Similar Documents

Publication Publication Date Title
US6395579B2 (en) Controlling packaging encapsulant leakage
US6291273B1 (en) Plastic molded type semiconductor device and fabrication process thereof
JP2000323623A (ja) 半導体装置
US5645864A (en) Resin encapsulating molding die for manufacturing a semiconductor device
JP2608192B2 (ja) リードフレーム
US20020105072A1 (en) Integrated circuit package configuration having an encapsulating body with a flanged portion and an encapsulating mold for molding the encapsulating body
JPS6354222B2 (enExample)
US6818476B2 (en) Insert-moldable heat spreader, semiconductor device using same, and method for manufacturing such semiconductor device
JPH04215461A (ja) 半導体パッケージ
JP2016162767A (ja) モールドパッケージの製造方法
JP2000174171A (ja) パッケージ部設置用回路基板
JPH11288978A (ja) 半導体装置
JP3212527B2 (ja) 光照射窓を有するｂｇａ型中空半導体パッケージ
KR0134168Y1 (ko) 반도체 패키지
JPS63265454A (ja) 半導体装置
JP2936597B2 (ja) 圧電振動子の樹脂パッケージ製造方法
JP2007042709A (ja) 樹脂封止金型及び樹脂封止型電子部品
KR100244509B1 (ko) 반도체 패키지의 제조방법
JPH0590315A (ja) 樹脂封止金型
KR200286322Y1 (ko) 반도체패키지
JPS61252640A (ja) 樹脂封止型半導体装置の製造方法
KR980012344A (ko) 유동성 향상을 위한 반도체 칩 패키지
JPH03230553A (ja) 半導体装置用リードフレーム
KR20010010131A (ko) 칩 온 보드 패키지의 제작 방법
US20060270118A1 (en) Surface mount type semiconductor device and method of manufacturing the same