JPS634951B2 - - Google Patents

Info

Publication number
JPS634951B2
JPS634951B2 JP57112052A JP11205282A JPS634951B2 JP S634951 B2 JPS634951 B2 JP S634951B2 JP 57112052 A JP57112052 A JP 57112052A JP 11205282 A JP11205282 A JP 11205282A JP S634951 B2 JPS634951 B2 JP S634951B2
Authority
JP
Japan
Prior art keywords
leads
semiconductor element
semiconductor
shaped conductor
bonding wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57112052A
Other languages
English (en)
Japanese (ja)
Other versions
JPS593960A (ja
Inventor
Kyoshi Usui
Hiroshi Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP57112052A priority Critical patent/JPS593960A/ja
Publication of JPS593960A publication Critical patent/JPS593960A/ja
Publication of JPS634951B2 publication Critical patent/JPS634951B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40Leadframes
    • H10W70/421Shapes or dispositions
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/071Connecting or disconnecting
    • H10W72/075Connecting or disconnecting of bond wires
    • H10W72/07541Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/50Bond wires
    • H10W72/541Dispositions of bond wires
    • H10W72/5449Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00Encapsulations, e.g. protective coatings
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP57112052A 1982-06-29 1982-06-29 半導体装置 Granted JPS593960A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57112052A JPS593960A (ja) 1982-06-29 1982-06-29 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57112052A JPS593960A (ja) 1982-06-29 1982-06-29 半導体装置

Publications (2)

Publication Number Publication Date
JPS593960A JPS593960A (ja) 1984-01-10
JPS634951B2 true JPS634951B2 (enFirst) 1988-02-01

Family

ID=14576816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57112052A Granted JPS593960A (ja) 1982-06-29 1982-06-29 半導体装置

Country Status (1)

Country Link
JP (1) JPS593960A (enFirst)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59171152A (ja) * 1983-03-17 1984-09-27 Nec Corp 半導体装置
JPH061801B2 (ja) * 1984-12-24 1994-01-05 株式会社日立製作所 リ−ドフレ−ム

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6011462B2 (ja) * 1977-01-31 1985-03-26 日本電気株式会社 半導体装置
JPS5429973A (en) * 1977-08-10 1979-03-06 Hitachi Ltd Lead frame for semiconductor device

Also Published As

Publication number Publication date
JPS593960A (ja) 1984-01-10

Similar Documents

Publication Publication Date Title
US6103547A (en) High speed IC package configuration
US6261865B1 (en) Multi chip semiconductor package and method of construction
JP2603636B2 (ja) 半導体装置
JPH0570316B2 (enFirst)
JPH0451053B2 (enFirst)
JPH04273451A (ja) 半導体装置
JPS634951B2 (enFirst)
JPH02343A (ja) 電子部品搭載用基板
JPS62296541A (ja) 樹脂封止型半導体装置
JPS62260343A (ja) 半導体装置
JPH03165549A (ja) 半導体集積回路装置
JP3064674B2 (ja) 半導体装置
JPS62226636A (ja) プラスチツクチツプキヤリア
JPS6334281Y2 (enFirst)
JP2629461B2 (ja) 樹脂封止形半導体装置
JPH0739244Y2 (ja) 混成集積回路装置
JP2603101B2 (ja) 電子部品搭載用基板
JPH0442942Y2 (enFirst)
JP2826518B2 (ja) 半導体装置
JPH054279Y2 (enFirst)
JPS6352430A (ja) 半導体装置
JPS6329566A (ja) 半導体装置
JPH0670243U (ja) 回路基板装置
JPS63209897A (ja) メモリカ−ド
JPS6245159A (ja) 半導体装置