JPS6336703Y2 - - Google Patents

Info

Publication number
JPS6336703Y2
JPS6336703Y2 JP11752383U JP11752383U JPS6336703Y2 JP S6336703 Y2 JPS6336703 Y2 JP S6336703Y2 JP 11752383 U JP11752383 U JP 11752383U JP 11752383 U JP11752383 U JP 11752383U JP S6336703 Y2 JPS6336703 Y2 JP S6336703Y2
Authority
JP
Japan
Prior art keywords
external lead
lead
flexible
lead frame
insulating base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11752383U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6025159U (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1983117523U priority Critical patent/JPS6025159U/ja
Publication of JPS6025159U publication Critical patent/JPS6025159U/ja
Application granted granted Critical
Publication of JPS6336703Y2 publication Critical patent/JPS6336703Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Landscapes

  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1983117523U 1983-07-28 1983-07-28 リ−ドフレ−ム Granted JPS6025159U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1983117523U JPS6025159U (ja) 1983-07-28 1983-07-28 リ−ドフレ−ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1983117523U JPS6025159U (ja) 1983-07-28 1983-07-28 リ−ドフレ−ム

Publications (2)

Publication Number Publication Date
JPS6025159U JPS6025159U (ja) 1985-02-20
JPS6336703Y2 true JPS6336703Y2 (enExample) 1988-09-28

Family

ID=30270498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1983117523U Granted JPS6025159U (ja) 1983-07-28 1983-07-28 リ−ドフレ−ム

Country Status (1)

Country Link
JP (1) JPS6025159U (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2537325B2 (ja) * 1991-11-29 1996-09-25 明 北原 表面実装電子部品と製法
JP2871346B2 (ja) * 1992-10-07 1999-03-17 日本電気株式会社 実装型パッケージ
JP5702986B2 (ja) * 2010-10-27 2015-04-15 新電元工業株式会社 樹脂封止型半導体装置

Also Published As

Publication number Publication date
JPS6025159U (ja) 1985-02-20

Similar Documents

Publication Publication Date Title
JP2962586B2 (ja) 半導体装置とその製造方法及びこれに用いる接合体
US4949225A (en) Circuit board for mounting electronic components
JPH05508259A (ja) 改善された電磁障害抵抗を有する金属電子パッケージ
JPS58128753A (ja) 電気構成部分のためのケ−シング
TW200824088A (en) Chip package and fabricating process thereof
JPS6336703Y2 (enExample)
US5099395A (en) Circuit board for mounting electronic components
JPS6127089Y2 (enExample)
JPH0864635A (ja) 半導体装置
JPH08274214A (ja) 半導体装置
JPS6245138A (ja) 電子部品装置の製法
JPS622587A (ja) ハイパワ−用混成集積回路
JPH1084011A (ja) 半導体装置及びこの製造方法並びにその実装方法
JPH11145322A (ja) 半導体装置
JPS60120588A (ja) 印刷配線板
JP2850579B2 (ja) 半導体装置用フィルムキャリア
JP2737332B2 (ja) 集積回路装置
JPS6267829A (ja) フリップチップの実装構造
JP3230384B2 (ja) 半導体装置
JPH0143872Y2 (enExample)
JPS63285943A (ja) 半導体装置用フィルムキャリア
JP3462591B2 (ja) 混成集積回路装置
JP2879503B2 (ja) 面実装型電子回路装置
JPH03187227A (ja) 半導体装置
JP3196379B2 (ja) 多層ｔａｂテープ