JPS6327856B2 - - Google Patents
Info
- Publication number
- JPS6327856B2 JPS6327856B2 JP54129188A JP12918879A JPS6327856B2 JP S6327856 B2 JPS6327856 B2 JP S6327856B2 JP 54129188 A JP54129188 A JP 54129188A JP 12918879 A JP12918879 A JP 12918879A JP S6327856 B2 JPS6327856 B2 JP S6327856B2
- Authority
- JP
- Japan
- Prior art keywords
- element chip
- chip
- alignment
- ceramic substrate
- fixed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Structure Of Printed Boards (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12918879A JPS5651839A (en) | 1979-10-05 | 1979-10-05 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12918879A JPS5651839A (en) | 1979-10-05 | 1979-10-05 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5651839A JPS5651839A (en) | 1981-05-09 |
JPS6327856B2 true JPS6327856B2 (enrdf_load_stackoverflow) | 1988-06-06 |
Family
ID=15003310
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12918879A Granted JPS5651839A (en) | 1979-10-05 | 1979-10-05 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5651839A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57192029A (en) * | 1981-05-20 | 1982-11-26 | Matsushita Electric Ind Co Ltd | Mask set and positioning method for mask |
JPS59115645U (ja) * | 1983-01-24 | 1984-08-04 | 日本電気株式会社 | 半導体装置用ステム |
JPS607120A (ja) * | 1983-06-25 | 1985-01-14 | Rohm Co Ltd | 半導体基板の位置決め方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6025900B2 (ja) * | 1976-05-14 | 1985-06-20 | 日本電気株式会社 | 半導体ペレツトの自動位置決め方法 |
-
1979
- 1979-10-05 JP JP12918879A patent/JPS5651839A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5651839A (en) | 1981-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7288837B2 (en) | Semiconductor device and its writing method | |
US5138429A (en) | Precisely aligned lead frame using registration traces and pads | |
GB2026234A (en) | Circuit element package having lead patterns | |
GB2241379A (en) | Bonded connections in semiconductor packages | |
JPS6327856B2 (enrdf_load_stackoverflow) | ||
KR100658120B1 (ko) | 필름 기판을 사용한 반도체 장치 제조 방법 | |
JPS5998545A (ja) | 半導体装置 | |
JPH06244304A (ja) | リードレスチップキャリアパッケージ | |
JPH10321651A (ja) | 半導体装置 | |
JP2906756B2 (ja) | 電子部品搭載用基板 | |
JP2545964B2 (ja) | 磁気抵抗効果素子 | |
JPH07297348A (ja) | 半導体装置およびその製造に用いるリードフレームならびに半導体装置の製造方法 | |
JPH05335438A (ja) | リードレスチップキャリア | |
JP3778761B2 (ja) | 半導体レーザ装置 | |
JP2816084B2 (ja) | 半田塗布方法、半導体装置の製造方法およびスキージ | |
JPH0612614Y2 (ja) | 回路基板ユニツト | |
JPH06821Y2 (ja) | 半導体装置の実装構造 | |
JPS6217382B2 (enrdf_load_stackoverflow) | ||
JP2009253131A (ja) | 半導体装置の製造方法 | |
JPH0150100B2 (enrdf_load_stackoverflow) | ||
KR100919985B1 (ko) | 반도체 팩키지용 필름 기판 및 이를 이용한 반도체 팩키지 | |
JPS60194553A (ja) | 混成集積回路装置 | |
JP2822446B2 (ja) | 混成集積回路装置 | |
JPS6315447A (ja) | 混成集積回路装置 | |
JP2700257B2 (ja) | 配線基板付きリードフレームとその製造方法 |