JPS63250142A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS63250142A
JPS63250142A JP62085059A JP8505987A JPS63250142A JP S63250142 A JPS63250142 A JP S63250142A JP 62085059 A JP62085059 A JP 62085059A JP 8505987 A JP8505987 A JP 8505987A JP S63250142 A JPS63250142 A JP S63250142A
Authority
JP
Japan
Prior art keywords
aluminum
semiconductor device
bonding pad
insulating film
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62085059A
Other languages
English (en)
Inventor
Shinichi Seki
關 晨一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62085059A priority Critical patent/JPS63250142A/ja
Publication of JPS63250142A publication Critical patent/JPS63250142A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05073Single internal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関し、特に多層アルミ配線工程を
持つ、半導体装置の外部接続部であるポンディングパッ
ド部に関するものである。
〔従来の技術〕
従来の多層アルミ配線工程を有する半導体装置における
ポンディングパッド部は、最終工程のアルミによる一層
構造であり、厚さも、その工程で作られる厚さで決定さ
れていた。
〔発明が解決しようとする問題点〕
上述した従来の半導体装置の外部接続部であるポンディ
ングパッド部の厚さでは、ウェハー状態で半導体装置を
電気的試験等を行なう金属合金の針で強制的にキズを作
り、接触面を確保させる場合には、アルミ下部まで到達
してしまう事があシ、この後、組立工程等で封入した場
合、耐湿性が劣化するという欠点がある。
〔問題点を解決するための手段〕
本発明は上述した理由による耐湿性劣化を減少させるた
め、多層アルミ配線の各層の厚さを重ね合わせる事によ
シ、半導体検査装置の針をアルミ下部まで到達しにくく
する事ができる。重ね合わせは、マスクを一部変更する
だけで容易に実現することができる。
上述した従来の半導体装置に対し、本発明は外部接続部
であるポンディングパッド部が2層又は多層のアルミの
重ね合わせの構造を有する内容を持っている。
し実施例〕 第1図は本発明の一実施例であり、第1図の(a)は上
から見た上面図、lblは断面図である。
本図の実施例は1が一層アルミ、2が第二絶縁膜と二層
アルミとの境界、3が二層アルミ、4が第一絶縁膜と一
層アルミの境界、5が第一絶縁膜、6が第二絶縁膜を示
している。
本発明の一実施例は二層アルミニ程までを有するものを
図示しているが三層及び多層工程を有する場合はさらに
重ねてアルミ厚を厚くする事もできる。
第2図は本発明の他の実施例である。(alは上から見
た上面図、(b)は断面図である。
この実施例では、二層目のアルミ3が完全に露出してい
る為、半導体検査装置の針のアルミとの接触が広い面積
で可能となり又前述の耐湿性向上という利点もある。
〔発明の効果〕
以上説明した様に、本発明は多層アルミ配線工程を有す
る半導体装置において、多層アルミを重ねることによシ
ボンディングパッド部の厚さを厚くすることができ、そ
のために、半導体検査装置の針によるキズ(接触によっ
てできるもの)及び水分等の浸入を防ぐ事ができ、耐湿
性の向上に効果がある。
【図面の簡単な説明】
第1図(a)は本発明の一実施例の上面から見た図であ
シ、第1図(b)は第1図(a)のA−A’で切った時
の断面図である。第2図(a)は本発明の他の実施例の
平面図であシ、第2図Tb)は第2図(a)のB−8’
部の断面図である。 1・・・・・・一層アルミ、2・・・・・・第二絶縁膜
と二層アルミとの境界、3・・・・・・二層アルミ、4
・・・・・・第一絶縁膜と一層アルミとの境界、5・・
・・・・第一絶縁膜、6・・・・・・第二絶縁膜。

Claims (1)

    【特許請求の範囲】
  1. 多層アルミを使用する半導体装置のボンディングパッド
    部の厚さを、各層のアルミを重ねる事により厚くした事
    を特徴とする半導体装置。
JP62085059A 1987-04-06 1987-04-06 半導体装置 Pending JPS63250142A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62085059A JPS63250142A (ja) 1987-04-06 1987-04-06 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62085059A JPS63250142A (ja) 1987-04-06 1987-04-06 半導体装置

Publications (1)

Publication Number Publication Date
JPS63250142A true JPS63250142A (ja) 1988-10-18

Family

ID=13848064

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62085059A Pending JPS63250142A (ja) 1987-04-06 1987-04-06 半導体装置

Country Status (1)

Country Link
JP (1) JPS63250142A (ja)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5394013A (en) * 1990-11-28 1995-02-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with an elevated bonding pad
EP0646959A1 (en) * 1993-09-30 1995-04-05 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe Metallization and bonding process for manufacturing power semiconductor devices
JP2006351767A (ja) * 2005-06-15 2006-12-28 Sanyo Electric Co Ltd 半導体装置及びその製造方法
JP2011108686A (ja) * 2009-11-12 2011-06-02 Ricoh Co Ltd 半導体装置
WO2021186773A1 (ja) * 2020-03-19 2021-09-23 株式会社日立パワーデバイス 半導体装置

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5394013A (en) * 1990-11-28 1995-02-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device with an elevated bonding pad
EP0646959A1 (en) * 1993-09-30 1995-04-05 Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe Metallization and bonding process for manufacturing power semiconductor devices
US5773899A (en) * 1993-09-30 1998-06-30 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Bonding pad for a semiconductor chip
US5869357A (en) * 1993-09-30 1999-02-09 Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno Metallization and wire bonding process for manufacturing power semiconductor devices
JP2006351767A (ja) * 2005-06-15 2006-12-28 Sanyo Electric Co Ltd 半導体装置及びその製造方法
JP2011108686A (ja) * 2009-11-12 2011-06-02 Ricoh Co Ltd 半導体装置
WO2021186773A1 (ja) * 2020-03-19 2021-09-23 株式会社日立パワーデバイス 半導体装置

Similar Documents

Publication Publication Date Title
JP4854143B2 (ja) 半導体素子のボンディングパッド及びその製造方法
JPS63250142A (ja) 半導体装置
JP2770390B2 (ja) 半導体装置
JPH07161722A (ja) 半導体装置のパッド構造
JPS62242333A (ja) 半導体装置のボンデイングパツド部の構造
JP2867488B2 (ja) 半導体装置
JP2800525B2 (ja) 半導体装置
JPS58191449A (ja) 多層配線構造
JPH02161755A (ja) 半導体装置
JPS63308924A (ja) 半導体装置
JPS61170056A (ja) 半導体装置の電極材料
JPS6066465A (ja) 半導体装置
JPS6481236A (en) Semiconductor integrated circuit device
JPS6310542A (ja) 半導体装置
JPH0418730A (ja) 半導体装置
JPH0287525A (ja) 半導体装置
JPS59154043A (ja) 半導体装置
JPH04253337A (ja) 半導体装置
JPS62291145A (ja) 半導体装置
JPH0582580A (ja) 半導体集積回路装置
JP2843401B2 (ja) 多層構造配線基板
JPH03278551A (ja) 半導体装置
JPS6027166A (ja) 半導体装置
KR20000002910A (ko) 페리-비아 구조를 갖는 반도체 칩
JPS6037745A (ja) 半導体装置