JPS63204817A - 論理回路 - Google Patents

論理回路

Info

Publication number
JPS63204817A
JPS63204817A JP62036730A JP3673087A JPS63204817A JP S63204817 A JPS63204817 A JP S63204817A JP 62036730 A JP62036730 A JP 62036730A JP 3673087 A JP3673087 A JP 3673087A JP S63204817 A JPS63204817 A JP S63204817A
Authority
JP
Japan
Prior art keywords
signal
level
latch circuit
logic
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62036730A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0547129B2 (enExample
Inventor
Kiichiro Tamaru
田丸　喜一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP62036730A priority Critical patent/JPS63204817A/ja
Priority to US07/155,822 priority patent/US4893034A/en
Publication of JPS63204817A publication Critical patent/JPS63204817A/ja
Publication of JPH0547129B2 publication Critical patent/JPH0547129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
JP62036730A 1987-02-19 1987-02-19 論理回路 Granted JPS63204817A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP62036730A JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路
US07/155,822 US4893034A (en) 1987-02-19 1988-02-16 Stop/restart latch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62036730A JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路

Publications (2)

Publication Number Publication Date
JPS63204817A true JPS63204817A (ja) 1988-08-24
JPH0547129B2 JPH0547129B2 (enExample) 1993-07-15

Family

ID=12477847

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62036730A Granted JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路

Country Status (2)

Country Link
US (1) US4893034A (enExample)
JP (1) JPS63204817A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011205260A (ja) * 2010-03-24 2011-10-13 Renesas Electronics Corp レベルシフト回路及びデータドライバ及び表示装置

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2635789B2 (ja) * 1989-01-17 1997-07-30 株式会社東芝 信号遅延回路及び該回路を用いたクロック信号発生回路
US5654653A (en) * 1993-06-18 1997-08-05 Digital Equipment Corporation Reduced system bus receiver setup time by latching unamplified bus voltage
EP0665650A1 (en) * 1994-01-31 1995-08-02 STMicroelectronics S.A. Low voltage high speed phase frequency detector
US5453708A (en) * 1995-01-04 1995-09-26 Intel Corporation Clocking scheme for latching of a domino output
US5517136A (en) * 1995-03-03 1996-05-14 Intel Corporation Opportunistic time-borrowing domino logic
US5952861A (en) * 1997-06-19 1999-09-14 Sun Microsystems, Inc. Dynamic pulse register with scan functionality
US5973531A (en) * 1997-06-20 1999-10-26 Sun Microsystems, Inc. Method for generating a pulse output in a dynamic register

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011205260A (ja) * 2010-03-24 2011-10-13 Renesas Electronics Corp レベルシフト回路及びデータドライバ及び表示装置

Also Published As

Publication number Publication date
JPH0547129B2 (enExample) 1993-07-15
US4893034A (en) 1990-01-09

Similar Documents

Publication Publication Date Title
JP3245012B2 (ja) セルフ・リセット論理回路
TWI475352B (zh) 狀態保持電路及該種電路之操作方法
JPH07202686A (ja) パルス発生器
JP2001356728A (ja) スタティッククロックパルス発生器およびディスプレイ
JPS62192098A (ja) シフトレジスタ
US20080136481A1 (en) Edge-triggered flip-flop design
JP3062110B2 (ja) データラッチ回路
JPS63204817A (ja) 論理回路
US11043938B2 (en) Digital logic circuit for deterring race violations at an array test control boundary using an inverted array clock signal feature
JP3519001B2 (ja) ラッチ回路およびフリップフロップ回路
JP5457727B2 (ja) 半導体集積回路装置
JPS63149898A (ja) メモリの出力回路の自己同期デバイス
JP2659952B2 (ja) スキャン可能なフリップフロップ回路及びスキャンクロックの設定方法
US20090167396A1 (en) High performance clocked latches and devices therefrom
JPS6240816A (ja) ラツチ回路およびこのラツチ回路を用いたフリツプフロツプ回路
JPH02105396A (ja) シフトレジスタ
US6222383B1 (en) Controlled PMOS load on a CMOS PLA
JPH0736770A (ja) 半導体メモリ装置
JP2003198334A (ja) ラッチおよびラッチにデータを記憶する方法
JPS5920195B2 (ja) シフトレジスタ
JP2001068974A (ja) ２入力２出力クロックドｃｍｏｓインバータおよびｄフリップフロップ
JPH0325817B2 (enExample)
JPH06177715A (ja) Ｒｓラッチ回路
JPH02159118A (ja) 出力回路
JPH08298443A (ja) Ｄ型フリップフロップ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees