JPH0547129B2 - - Google Patents

Info

Publication number
JPH0547129B2
JPH0547129B2 JP62036730A JP3673087A JPH0547129B2 JP H0547129 B2 JPH0547129 B2 JP H0547129B2 JP 62036730 A JP62036730 A JP 62036730A JP 3673087 A JP3673087 A JP 3673087A JP H0547129 B2 JPH0547129 B2 JP H0547129B2
Authority
JP
Japan
Prior art keywords
signal
level
precharge
latch circuit
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62036730A
Other languages
English (en)
Japanese (ja)
Other versions
JPS63204817A (ja
Inventor
Kiichiro Tamaru
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP62036730A priority Critical patent/JPS63204817A/ja
Priority to US07/155,822 priority patent/US4893034A/en
Publication of JPS63204817A publication Critical patent/JPS63204817A/ja
Publication of JPH0547129B2 publication Critical patent/JPH0547129B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
JP62036730A 1987-02-19 1987-02-19 論理回路 Granted JPS63204817A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP62036730A JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路
US07/155,822 US4893034A (en) 1987-02-19 1988-02-16 Stop/restart latch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62036730A JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路

Publications (2)

Publication Number Publication Date
JPS63204817A JPS63204817A (ja) 1988-08-24
JPH0547129B2 true JPH0547129B2 (enExample) 1993-07-15

Family

ID=12477847

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62036730A Granted JPS63204817A (ja) 1987-02-19 1987-02-19 論理回路

Country Status (2)

Country Link
US (1) US4893034A (enExample)
JP (1) JPS63204817A (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2635789B2 (ja) * 1989-01-17 1997-07-30 株式会社東芝 信号遅延回路及び該回路を用いたクロック信号発生回路
US5654653A (en) * 1993-06-18 1997-08-05 Digital Equipment Corporation Reduced system bus receiver setup time by latching unamplified bus voltage
EP0665650A1 (en) * 1994-01-31 1995-08-02 STMicroelectronics S.A. Low voltage high speed phase frequency detector
US5453708A (en) * 1995-01-04 1995-09-26 Intel Corporation Clocking scheme for latching of a domino output
US5517136A (en) * 1995-03-03 1996-05-14 Intel Corporation Opportunistic time-borrowing domino logic
US5952861A (en) * 1997-06-19 1999-09-14 Sun Microsystems, Inc. Dynamic pulse register with scan functionality
US5973531A (en) * 1997-06-20 1999-10-26 Sun Microsystems, Inc. Method for generating a pulse output in a dynamic register
JP5416008B2 (ja) * 2010-03-24 2014-02-12 ルネサスエレクトロニクス株式会社 レベルシフト回路及びデータドライバ及び表示装置

Also Published As

Publication number Publication date
JPS63204817A (ja) 1988-08-24
US4893034A (en) 1990-01-09

Similar Documents

Publication Publication Date Title
JP3245012B2 (ja) セルフ・リセット論理回路
US5892372A (en) Creating inversions in ripple domino logic
EP0502732B1 (en) Pulse generator
KR101074424B1 (ko) 고속 저전력 클록 게이티드 로직 회로
KR870004578A (ko) 단일 클록 동적논리를 갖는 프로그램 가능한 논리배열
US6377104B2 (en) Static clock pulse generator and display
US8067962B2 (en) Semiconductor integrated circuit device
US7002374B2 (en) Domino logic compatible scannable flip-flop
US5889709A (en) Data latch circuit device with flip-flop of semi-conductor memory of synchronous DRAM
JPH08288827A (ja) 短絡電流および突然の故障の無い論理ビルディングブロック
US4893034A (en) Stop/restart latch
JPH10190416A (ja) フリップフロップ回路
US20080030250A1 (en) Flip-flop circuit
JPH0575401A (ja) スキヤンセル用フリツプフロツプ回路
US20050134342A1 (en) Circuit and method for generating a signal pulse
JP2000295081A (ja) レジスタ回路及びラッチ回路
JP2003324340A (ja) パワーオンリセット回路
JPH06260902A (ja) フリップフロップ回路
JPH098644A (ja) 論理＆レベル変換回路及び半導体装置
JPH02135815A (ja) 高低いずれかのレベルにおいて互いに重なりのない２相の論理信号を生じる回路
JPH06326564A (ja) ラッチ回路
KR100526865B1 (ko) 반도체 메모리 장치
JPH0157432B2 (enExample)
JPH11205096A (ja) ダブル・エッジトリガ・フリップフロップ
KR930004713Y1 (ko) 게이트 어레이용 집적회로

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees