JPS63191637U - - Google Patents

Info

Publication number
JPS63191637U
JPS63191637U JP1987082751U JP8275187U JPS63191637U JP S63191637 U JPS63191637 U JP S63191637U JP 1987082751 U JP1987082751 U JP 1987082751U JP 8275187 U JP8275187 U JP 8275187U JP S63191637 U JPS63191637 U JP S63191637U
Authority
JP
Japan
Prior art keywords
bonding pad
layer
semiconductor substrate
pad layer
internal circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987082751U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987082751U priority Critical patent/JPS63191637U/ja
Publication of JPS63191637U publication Critical patent/JPS63191637U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【図面の簡単な説明】
第１図は本考案の半導体集積回路装置の一実施
例を示す概略断面図、第２図は従来の半導体集積
回路装置の概略断面図である。 １……半導体基板、２……フイールド絶縁膜、
３……内部回路配線層、４……ボンデイングパツ
ド部層、５……接続配線、６……ボンデイング線
、７……層間絶縁膜、８……スルー・ホール接続
層。

Claims (1)

    【実用新案登録請求の範囲】
  1. 半導体基板と、前記半導体基板上に布設層を互
    いに異ならしめて分離形成される少なくとも１層
    の内部回路配線層およびボンデイングパツド部層
    と、前記内部回路配線層とボンデイングパツド部
    層との間を直接または間接に接続するスルー・ホ
    ール接続層とを含むことを特徴とする半導体集積
    回路装置。
JP1987082751U 1987-05-28 1987-05-28 Pending JPS63191637U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987082751U JPS63191637U (ja) 1987-05-28 1987-05-28

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987082751U JPS63191637U (ja) 1987-05-28 1987-05-28

Publications (1)

Publication Number Publication Date
JPS63191637U true JPS63191637U (ja) 1988-12-09

Family

ID=30935689

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987082751U Pending JPS63191637U (ja) 1987-05-28 1987-05-28

Country Status (1)

Country Link
JP (1) JPS63191637U (ja)

Similar Documents

Publication Publication Date Title
JPS63191637U (ja)
JPS60942U (ja) 半導体装置
JPH0217839U (ja)
JPH01176936U (ja)
JPH0183340U (ja)
JPS6338328U (ja)
JPH0165148U (ja)
JPH01116446U (ja)
JPH024281U (ja)
JPH0262775U (ja)
JPH01116449U (ja)
JPH0381678U (ja)
JPH0262734U (ja)
JPS6416636U (ja)
JPS60149148U (ja) 多層配線を有する半導体装置
JPS63178336U (ja)
JPH0187544U (ja)
JPS62114447U (ja)
JPH0482881U (ja)
JPH03116065U (ja)
JPS6382953U (ja)
JPH0467369U (ja)
JPH0231190U (ja)
JPH0245642U (ja)
JPS6228498U (ja)