JPS628832B2 - - Google Patents
Info
- Publication number
 - JPS628832B2 JPS628832B2 JP53124765A JP12476578A JPS628832B2 JP S628832 B2 JPS628832 B2 JP S628832B2 JP 53124765 A JP53124765 A JP 53124765A JP 12476578 A JP12476578 A JP 12476578A JP S628832 B2 JPS628832 B2 JP S628832B2
 - Authority
 - JP
 - Japan
 - Prior art keywords
 - bus
 - control
 - processing device
 - route
 - mode
 - Prior art date
 - Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
 - Expired
 
Links
Landscapes
- Bus Control (AREA)
 - Hardware Redundancy (AREA)
 
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP12476578A JPS5552130A (en) | 1978-10-11 | 1978-10-11 | Information processing unit | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP12476578A JPS5552130A (en) | 1978-10-11 | 1978-10-11 | Information processing unit | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS5552130A JPS5552130A (en) | 1980-04-16 | 
| JPS628832B2 true JPS628832B2 (en, 2012) | 1987-02-25 | 
Family
ID=14893550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP12476578A Granted JPS5552130A (en) | 1978-10-11 | 1978-10-11 | Information processing unit | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS5552130A (en, 2012) | 
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4490785A (en) * | 1982-05-07 | 1984-12-25 | Digital Equipment Corporation | Dual path bus structure for computer interconnection | 
| JPS6075957A (ja) * | 1983-09-30 | 1985-04-30 | Fujitsu Ltd | 母線群選択制御方式 | 
| JPS6282452A (ja) * | 1985-10-07 | 1987-04-15 | Nec Corp | デ−タ転送装置 | 
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS49114843A (en, 2012) * | 1973-02-28 | 1974-11-01 | ||
| JPS5393741A (en) * | 1977-01-26 | 1978-08-17 | Hokushin Electric Works | Duplex data transfer system | 
- 
        1978
        
- 1978-10-11 JP JP12476578A patent/JPS5552130A/ja active Granted
 
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS5552130A (en) | 1980-04-16 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS6115263A (ja) | 処理装置間指令転送制御方式 | |
| JPH04290349A (ja) | 交換機のインサービス立ち上げ処理方式 | |
| JPS628832B2 (en, 2012) | ||
| JPH06175868A (ja) | 二重化計算機故障監視方法 | |
| US6801498B1 (en) | Asynchronous transfer mode communication equipment and method for switching virtual path of same | |
| KR100260895B1 (ko) | 비동기전송모드근거리통신망시스템의고속이중화방법 | |
| JP2818002B2 (ja) | チャネルスイッチ制御方式 | |
| JP3086245B2 (ja) | 他系アクセス指定装置 | |
| JPS6146550A (ja) | バス間結合装置 | |
| JP3260435B2 (ja) | 情報通信システム | |
| JPS58146923A (ja) | 周辺制御装置 | |
| JPS6113627B2 (en, 2012) | ||
| JPH11127179A (ja) | 二重化通信制御装置 | |
| KR100439149B1 (ko) | 컴팩트 피씨아이 버스 기반 시스템의 시스템 보드 이중화구조 및 방법 | |
| JPS638500B2 (en, 2012) | ||
| JP3405677B2 (ja) | システム制御装置の二重化機構 | |
| JPH056345A (ja) | 系制御システム | |
| JP2755998B2 (ja) | データ転送装置 | |
| JP2948873B2 (ja) | バス制御方式 | |
| JP2592676B2 (ja) | 系切り替え方式 | |
| JPS58203561A (ja) | 外部記憶制御装置 | |
| JPS58222328A (ja) | チヤネルスイツチ装置 | |
| JPH0514323A (ja) | 回線制御装置 | |
| JPS592942B2 (ja) | マルチデ−タ処理装置 | |
| JPS6350740B2 (en, 2012) |