JPS6350740B2 - - Google Patents
Info
- Publication number
- JPS6350740B2 JPS6350740B2 JP58030788A JP3078883A JPS6350740B2 JP S6350740 B2 JPS6350740 B2 JP S6350740B2 JP 58030788 A JP58030788 A JP 58030788A JP 3078883 A JP3078883 A JP 3078883A JP S6350740 B2 JPS6350740 B2 JP S6350740B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- control
- controller
- memory
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58030788A JPS59157759A (ja) | 1983-02-28 | 1983-02-28 | 二重化システム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58030788A JPS59157759A (ja) | 1983-02-28 | 1983-02-28 | 二重化システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59157759A JPS59157759A (ja) | 1984-09-07 |
JPS6350740B2 true JPS6350740B2 (en, 2012) | 1988-10-11 |
Family
ID=12313408
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58030788A Granted JPS59157759A (ja) | 1983-02-28 | 1983-02-28 | 二重化システム |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59157759A (en, 2012) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4890224A (en) * | 1986-06-27 | 1989-12-26 | Hewlett-Packard Company | Method and apparatus for fault tolerant communication within a computing system |
JP5407230B2 (ja) * | 2008-09-08 | 2014-02-05 | 日本電気株式会社 | Pciカード、マザーボード、pciバスシステム、制御方法、及びプログラム |
-
1983
- 1983-02-28 JP JP58030788A patent/JPS59157759A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59157759A (ja) | 1984-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100492223C (zh) | 发动机冗余电控系统切换电路 | |
EP0514075A2 (en) | Fault tolerant processing section with dynamically reconfigurable voting | |
EP1076853B1 (en) | Controlling a bus with multiple system hosts | |
JPH04359322A (ja) | プロセス制御システムにおける汎用入出力冗長方式のバックアップ方法 | |
JPS6334494B2 (en, 2012) | ||
US5406472A (en) | Multi-lane controller | |
CN101430550B (zh) | 发动机冗余电控系统切换控制方法 | |
KR100195065B1 (ko) | 데이타 통신망 정합장치 | |
JPS6350740B2 (en, 2012) | ||
JPS6321929B2 (en, 2012) | ||
JP5176914B2 (ja) | 伝送装置及び冗長構成部の系切替え方法 | |
JPS60173602A (ja) | 分散型プロセス制御装置 | |
KR100228306B1 (ko) | 핫-스탠바이 이중화 장치 및 그의 구현 방법 | |
JPH11259325A (ja) | 二重化システム及び二重化システムにおける情報処理方法 | |
JPH08202570A (ja) | 二重化プロセス制御装置 | |
JPS62103756A (ja) | 複合計算機システム | |
JPH0697989A (ja) | 二重系処理装置のプロセス系用回線への切替方法及び装置 | |
JP3570334B2 (ja) | 系切替装置 | |
JP2946541B2 (ja) | 二重化制御システム | |
JPS6113627B2 (en, 2012) | ||
JPS6020778B2 (ja) | 複合計算機装置 | |
JPH04101255A (ja) | バスバックアップ機構 | |
JPH02231603A (ja) | 2重化切換方式 | |
JPH08137709A (ja) | 情報処理システム | |
JPS6239465Y2 (en, 2012) |