JPS6252947B2 - - Google Patents
Info
- Publication number
- JPS6252947B2 JPS6252947B2 JP55146301A JP14630180A JPS6252947B2 JP S6252947 B2 JPS6252947 B2 JP S6252947B2 JP 55146301 A JP55146301 A JP 55146301A JP 14630180 A JP14630180 A JP 14630180A JP S6252947 B2 JPS6252947 B2 JP S6252947B2
- Authority
- JP
- Japan
- Prior art keywords
- plating
- copper foil
- finger
- resist
- device hole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49572—Lead-frames or other flat leads consisting of thin flexible metallic tape with or without a film carrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55146301A JPS5771159A (en) | 1980-10-21 | 1980-10-21 | Heterogeneous electroplating method for circuit substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55146301A JPS5771159A (en) | 1980-10-21 | 1980-10-21 | Heterogeneous electroplating method for circuit substrate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5771159A JPS5771159A (en) | 1982-05-01 |
| JPS6252947B2 true JPS6252947B2 (cg-RX-API-DMAC7.html) | 1987-11-07 |
Family
ID=15404578
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55146301A Granted JPS5771159A (en) | 1980-10-21 | 1980-10-21 | Heterogeneous electroplating method for circuit substrate |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5771159A (cg-RX-API-DMAC7.html) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0233201A4 (en) * | 1985-08-08 | 1987-11-30 | Macdermid Inc | METHOD FOR MANUFACTURING PRINTED CIRCUIT BOARDS. |
-
1980
- 1980-10-21 JP JP55146301A patent/JPS5771159A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5771159A (en) | 1982-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3341311B2 (ja) | フレキシブル配線板およびその製造方法 | |
| US4597177A (en) | Fabricating contacts for flexible module carriers | |
| JPS6127697A (ja) | 片面プリント配線基板とその製造法 | |
| JPS6252947B2 (cg-RX-API-DMAC7.html) | ||
| US6007729A (en) | Carrier tape and manufacturing method of said carrier tape | |
| JPS61212089A (ja) | プリント配線基板 | |
| JP3624512B2 (ja) | 電子部品搭載用基板の製造方法 | |
| JPS60216573A (ja) | フレキシブル印刷配線板の製造方法 | |
| JPH0673391B2 (ja) | フレキシブル両面回路基板の製造方法 | |
| JPH10126056A (ja) | プリント配線基板の製造方法 | |
| JP3808226B2 (ja) | 電子部品実装用フィルムキャリアテープ | |
| JPH01173694A (ja) | 両面スルホールフィルムキャリアの製造方法 | |
| JPH0373593A (ja) | フレキシブルプリント配線板の製造方法 | |
| JPS6225491A (ja) | 印刷配線板の製法 | |
| JP2957747B2 (ja) | 回路部品搭載用端子を備えた回路基板の製造法 | |
| JP3197929B2 (ja) | 多層プリント配線板の製造方法 | |
| JPS58162092A (ja) | 硬質板付きフレキシブル印刷配線板の製造方法 | |
| JPH04102341A (ja) | Ｔａｂテープの製造方法 | |
| JPS6074596A (ja) | 電子部品搭載基板の製造方法 | |
| JPH04144191A (ja) | クリームはんだ印刷用メタルマスク | |
| JPH01278798A (ja) | リジッドフレキシブル配線板の製造方法 | |
| JPS60208895A (ja) | プリント配線板の製造方法 | |
| JPH03222496A (ja) | プリント配線板 | |
| JP2002329754A (ja) | テープキャリアの製造方法 | |
| JPS60193396A (ja) | リジツド−フレキシブル複合配線基板の製法 |