JPS6246897B2 - - Google Patents

Info

Publication number
JPS6246897B2
JPS6246897B2 JP56200161A JP20016181A JPS6246897B2 JP S6246897 B2 JPS6246897 B2 JP S6246897B2 JP 56200161 A JP56200161 A JP 56200161A JP 20016181 A JP20016181 A JP 20016181A JP S6246897 B2 JPS6246897 B2 JP S6246897B2
Authority
JP
Japan
Prior art keywords
central processing
processing unit
start operation
stop operation
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56200161A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58101361A (ja
Inventor
Mitsuru Kitazawa
Yoshiaki Wakimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Hitachi Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Nippon Telegraph and Telephone Corp filed Critical Hitachi Ltd
Priority to JP20016181A priority Critical patent/JPS58101361A/ja
Publication of JPS58101361A publication Critical patent/JPS58101361A/ja
Publication of JPS6246897B2 publication Critical patent/JPS6246897B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP20016181A 1981-12-14 1981-12-14 デ−タ処理装置 Granted JPS58101361A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20016181A JPS58101361A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20016181A JPS58101361A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Publications (2)

Publication Number Publication Date
JPS58101361A JPS58101361A (ja) 1983-06-16
JPS6246897B2 true JPS6246897B2 (enrdf_load_stackoverflow) 1987-10-05

Family

ID=16419795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20016181A Granted JPS58101361A (ja) 1981-12-14 1981-12-14 デ−タ処理装置

Country Status (1)

Country Link
JP (1) JPS58101361A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58115572A (ja) * 1981-12-29 1983-07-09 Fujitsu Ltd 起動制御方式
JPS58221462A (ja) * 1982-06-17 1983-12-23 Fuji Electric Co Ltd マルチプロセツサシステム
JPS63129407A (ja) * 1986-11-20 1988-06-01 Fujitsu Ltd マルチシステムのシステム電源投入装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5925258B2 (ja) * 1976-09-28 1984-06-15 日本電気株式会社 プロセツサ制御システム

Also Published As

Publication number Publication date
JPS58101361A (ja) 1983-06-16

Similar Documents

Publication Publication Date Title
US4257099A (en) Communication bus coupler
JPS595936B2 (ja) 多重モ−ド記憶装置
US4250547A (en) Information processing apparatus capable of effecting parallel processings by using a divided common bus
US4272829A (en) Reconfigurable register and logic circuitry device for selective connection to external buses
CA1080318A (en) Communication bus coupler
US4163291A (en) Input-output control circuit for FIFO memory
JPS6246897B2 (enrdf_load_stackoverflow)
JPS603771A (ja) プログラマブルコントロ−ラのインタ−フエ−ス回路
JPS6242306B2 (enrdf_load_stackoverflow)
JPS58117530U (ja) アナログ／デイジタル変換機能診断回路
JPS59123957A (ja) デジタル信号演算装置
JPH0258156A (ja) データ処理装置
JP2650256B2 (ja) シリアル・データ伝送方法
JPH0664561B2 (ja) 同時書込み回路
JP2792491B2 (ja) エミュレーション装置
JPH02127750A (ja) １６ビットｄｍａデータ転送回路
JPS58199500A (ja) メモリ装置のメモリ制御回路
JPH08288820A (ja) 論理回路
JPS595304A (ja) シ−ケンス制御における外部メモリ書き込み確認方法
JPS59163672A (ja) アナログ信号処理方式
JPS61213960A (ja) Ｃｐｕ間データ伝送装置
JPS6072318A (ja) 論理ｌｓｉ
JPS5840618A (ja) プロセス入出力制御方式
JPH06110821A (ja) データ転送システム
JPH01151338U (enrdf_load_stackoverflow)