JPS6223905B2 - - Google Patents

Info

Publication number
JPS6223905B2
JPS6223905B2 JP55100957A JP10095780A JPS6223905B2 JP S6223905 B2 JPS6223905 B2 JP S6223905B2 JP 55100957 A JP55100957 A JP 55100957A JP 10095780 A JP10095780 A JP 10095780A JP S6223905 B2 JPS6223905 B2 JP S6223905B2
Authority
JP
Japan
Prior art keywords
area
data
priority
queue
subsystem
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55100957A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5725030A (en
Inventor
Toshio Shimada
Saburo Kaneda
Hideo Suzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10095780A priority Critical patent/JPS5725030A/ja
Publication of JPS5725030A publication Critical patent/JPS5725030A/ja
Publication of JPS6223905B2 publication Critical patent/JPS6223905B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
JP10095780A 1980-07-23 1980-07-23 Intersubsystem communication system Granted JPS5725030A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10095780A JPS5725030A (en) 1980-07-23 1980-07-23 Intersubsystem communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10095780A JPS5725030A (en) 1980-07-23 1980-07-23 Intersubsystem communication system

Publications (2)

Publication Number Publication Date
JPS5725030A JPS5725030A (en) 1982-02-09
JPS6223905B2 true JPS6223905B2 (OSRAM) 1987-05-26

Family

ID=14287826

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10095780A Granted JPS5725030A (en) 1980-07-23 1980-07-23 Intersubsystem communication system

Country Status (1)

Country Link
JP (1) JPS5725030A (OSRAM)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5945555A (ja) * 1982-09-07 1984-03-14 Seiko Epson Corp 割込処理システムの構成
DE3474815D1 (en) * 1983-03-28 1988-12-01 American Cyanamid Co Novel process for the preparation of aminonitriles useful for the preparation of herbicides
JPH01241660A (ja) * 1988-03-24 1989-09-26 Toshiba Corp プロセッサ間通信方式
JPH03262071A (ja) * 1990-03-13 1991-11-21 Agency Of Ind Science & Technol 並列計算機
EP0504414B1 (en) * 1990-09-28 1998-07-22 Fujitsu Limited Message control system in a data communication system
JP2512847B2 (ja) * 1990-09-28 1996-07-03 富士通株式会社 デ―タ通信システムのメッセ―ジ制御方式
JPH06266684A (ja) * 1993-03-15 1994-09-22 Toshiba Corp プロセッサ間ルーティング方式

Also Published As

Publication number Publication date
JPS5725030A (en) 1982-02-09

Similar Documents

Publication Publication Date Title
US6065087A (en) Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols
US4787027A (en) System using an adapter board to couple a personal computer to a plurality of peripherals in a financial environment
JPS5833972B2 (ja) 計算機システム間通信方式
US5958024A (en) System having a receive data register for storing at least nine data bits of frame and status bits indicating the status of asynchronous serial receiver
JPS5971527A (ja) コンピユ−タ・システム
US5151999A (en) Serial communications controller for transfer of successive data frames with storage of supplemental data and word counts
JPS6223905B2 (OSRAM)
US5014194A (en) System for reducing I/O controller overhead by using a peripheral controller for producing read, write, and address translation request signals
JPS59146347A (ja) プロセス間通信方式
JPS6126706B2 (OSRAM)
JP3120794B2 (ja) Ａｔｍ装置およびａｔｍ物理レイヤ制御処理方法
JPS5840952A (ja) デ−タ伝送方式
JP2539517B2 (ja) 通信制御方法
JPS638506B2 (OSRAM)
JPH0234518B2 (OSRAM)
JPS6253046A (ja) 産業用ロボツトのデ−タ通信装置
JPH01276942A (ja) 通信制御装置
JPS59160256A (ja) プロセツサ制御方式
JPS5922462A (ja) 通信制御方式
JPH0126102B2 (OSRAM)
JPS6127791B2 (OSRAM)
JPS6159944A (ja) 順序番号チエツク方式
JPH0210627B2 (OSRAM)
JPS61170855A (ja) 入出力デ−タ処理方式
JPH04163664A (ja) 分散メモリ型の並列計算機システム