JPS6211499B2 - - Google Patents
Info
- Publication number
- JPS6211499B2 JPS6211499B2 JP53128348A JP12834878A JPS6211499B2 JP S6211499 B2 JPS6211499 B2 JP S6211499B2 JP 53128348 A JP53128348 A JP 53128348A JP 12834878 A JP12834878 A JP 12834878A JP S6211499 B2 JPS6211499 B2 JP S6211499B2
- Authority
- JP
- Japan
- Prior art keywords
- wire
- pad
- bonding
- pellet
- periphery
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H10W70/421—
-
- H10W72/07141—
-
- H10W72/07173—
-
- H10W72/07502—
-
- H10W72/07533—
-
- H10W72/07552—
-
- H10W72/07553—
-
- H10W72/527—
-
- H10W72/536—
-
- H10W72/5363—
-
- H10W72/537—
-
- H10W72/5449—
-
- H10W72/5522—
-
- H10W72/5524—
-
- H10W72/59—
-
- H10W72/926—
-
- H10W72/932—
-
- H10W72/934—
-
- H10W72/9445—
-
- H10W90/756—
Landscapes
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12834878A JPS5555541A (en) | 1978-10-20 | 1978-10-20 | Semiconductor element |
| DE19792942394 DE2942394A1 (de) | 1978-10-20 | 1979-10-19 | Halbleiteranordnung |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12834878A JPS5555541A (en) | 1978-10-20 | 1978-10-20 | Semiconductor element |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5555541A JPS5555541A (en) | 1980-04-23 |
| JPS6211499B2 true JPS6211499B2 (enExample) | 1987-03-12 |
Family
ID=14982579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12834878A Granted JPS5555541A (en) | 1978-10-20 | 1978-10-20 | Semiconductor element |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS5555541A (enExample) |
| DE (1) | DE2942394A1 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2616964B1 (fr) * | 1987-06-19 | 1990-03-02 | Thomson Composants Militaires | Puce de circuit integre avec plots d'entree-sortie allonges |
| US4959706A (en) * | 1988-05-23 | 1990-09-25 | United Technologies Corporation | Integrated circuit having an improved bond pad |
| JP2768822B2 (ja) * | 1990-11-29 | 1998-06-25 | 株式会社東芝 | ワイヤボンディグ方式半導体装置 |
| US5340772A (en) * | 1992-07-17 | 1994-08-23 | Lsi Logic Corporation | Method of increasing the layout efficiency of dies on a wafer and increasing the ratio of I/O area to active area per die |
| US5404047A (en) * | 1992-07-17 | 1995-04-04 | Lsi Logic Corporation | Semiconductor die having a high density array of composite bond pads |
| US6262434B1 (en) * | 1996-08-23 | 2001-07-17 | California Micro Devices Corporation | Integrated circuit structures and methods to facilitate accurate measurement of the IC devices |
| JP4523425B2 (ja) * | 2005-01-12 | 2010-08-11 | 株式会社住友金属エレクトロデバイス | 半導体素子搭載用基板 |
| DE102008013756B4 (de) | 2008-03-12 | 2019-08-22 | F&K Delvotec Bondtechnik Gmbh | Verfahren und Drahtbonder zur Herstellung einer Golddraht-Bondverbindung |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3808475A (en) * | 1972-07-10 | 1974-04-30 | Amdahl Corp | Lsi chip construction and method |
| CH592366A5 (enExample) * | 1975-06-05 | 1977-10-31 | Ebauches Sa |
-
1978
- 1978-10-20 JP JP12834878A patent/JPS5555541A/ja active Granted
-
1979
- 1979-10-19 DE DE19792942394 patent/DE2942394A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| DE2942394C2 (enExample) | 1991-05-02 |
| JPS5555541A (en) | 1980-04-23 |
| DE2942394A1 (de) | 1980-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS639378B2 (enExample) | ||
| JPS6211499B2 (enExample) | ||
| JPH03177060A (ja) | 半導体装置用リードフレーム | |
| JPS5992556A (ja) | 半導体装置 | |
| US5083186A (en) | Semiconductor device lead frame with rounded edges | |
| JP3290869B2 (ja) | 半導体装置 | |
| JP2003243598A (ja) | 半導体装置及びその半導体装置の製造方法 | |
| JP2890621B2 (ja) | 混成集積回路装置 | |
| JPH0237761A (ja) | 混成集積回路装置 | |
| JP3855478B2 (ja) | 半導体装置 | |
| JPS60101938A (ja) | 半導体装置 | |
| JPH02202042A (ja) | 樹脂封止型半導体装置 | |
| JPH1012802A (ja) | リードフレーム及びそれを用いた半導体装置 | |
| JPS59177953A (ja) | 半導体装置 | |
| JP3386028B2 (ja) | 半導体装置 | |
| KR940008336B1 (ko) | 반도체 패키지 | |
| JPS6154259B2 (enExample) | ||
| JPH0513658A (ja) | 半導体装置用リードフレーム | |
| JP2562773Y2 (ja) | 半導体集積回路素子 | |
| KR900001988B1 (ko) | 반도체장치에 사용되는 리이드 프레임 | |
| JPH0720924Y2 (ja) | 半導体装置 | |
| JP3060157B2 (ja) | 半導体装置 | |
| JPH02166759A (ja) | リードフレーム | |
| JPH01173747A (ja) | 樹脂封止形半導体装置 | |
| JPH0297051A (ja) | リードフレーム |