JPS6161295B2 - - Google Patents

Info

Publication number
JPS6161295B2
JPS6161295B2 JP53088965A JP8896578A JPS6161295B2 JP S6161295 B2 JPS6161295 B2 JP S6161295B2 JP 53088965 A JP53088965 A JP 53088965A JP 8896578 A JP8896578 A JP 8896578A JP S6161295 B2 JPS6161295 B2 JP S6161295B2
Authority
JP
Japan
Prior art keywords
channel fet
power supply
potential
channel
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53088965A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5516539A (en
Inventor
Yoichi Myagawa
Jiro Shimada
Hiroshi Iguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP8896578A priority Critical patent/JPS5516539A/ja
Priority to US06/058,603 priority patent/US4305009A/en
Priority to DE2929450A priority patent/DE2929450C2/de
Publication of JPS5516539A publication Critical patent/JPS5516539A/ja
Publication of JPS6161295B2 publication Critical patent/JPS6161295B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H03K19/01721—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits by means of a pull-up or down element
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H03K5/023—Shaping pulses by amplifying using field effect transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)
JP8896578A 1978-07-20 1978-07-20 Level shifter circuit Granted JPS5516539A (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP8896578A JPS5516539A (en) 1978-07-20 1978-07-20 Level shifter circuit
US06/058,603 US4305009A (en) 1978-07-20 1979-07-18 Low power consumption high speed transistor circuit comprising a complementary circuit
DE2929450A DE2929450C2 (de) 1978-07-20 1979-07-20 Schaltungsanordnung zur Pegelanpassung

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8896578A JPS5516539A (en) 1978-07-20 1978-07-20 Level shifter circuit

Publications (2)

Publication Number Publication Date
JPS5516539A JPS5516539A (en) 1980-02-05
JPS6161295B2 true JPS6161295B2 (US08088918-20120103-C00476.png) 1986-12-25

Family

ID=13957525

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8896578A Granted JPS5516539A (en) 1978-07-20 1978-07-20 Level shifter circuit

Country Status (3)

Country Link
US (1) US4305009A (US08088918-20120103-C00476.png)
JP (1) JPS5516539A (US08088918-20120103-C00476.png)
DE (1) DE2929450C2 (US08088918-20120103-C00476.png)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2480531A1 (fr) * 1980-04-15 1981-10-16 Thomson Csf Mat Tel Dispositif d'adaptation de niveau de signal d'entree, et circuit logique comportant un tel dispositif
JPS57166713A (en) * 1981-04-08 1982-10-14 Nec Corp Output circuit
JPS589433A (ja) * 1981-07-08 1983-01-19 Toshiba Corp 半導体集積回路
JPS59153331A (ja) * 1983-02-21 1984-09-01 Toshiba Corp 半導体装置
US4575646A (en) * 1983-06-02 1986-03-11 At&T Bell Laboratories High-speed buffer arrangement with no delay distortion
JPS62220026A (ja) * 1986-03-20 1987-09-28 Toshiba Corp 出力バツフア回路
JPS62230220A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 相補性絶縁ゲ−ト型論理回路
JPH061891B2 (ja) * 1986-06-26 1994-01-05 日本電気株式会社 ブ−トストラツプ回路
US4783603A (en) * 1987-01-08 1988-11-08 Cypress Semiconductor Corporation TTL to MOS converter with power supply noise rejection
JPS63309021A (ja) * 1987-06-10 1988-12-16 Nec Corp 電圧比較回路
JP2547791B2 (ja) * 1987-09-18 1996-10-23 日本電気株式会社 電圧比較回路
US4862018A (en) * 1987-11-30 1989-08-29 Texas Instruments Incorporated Noise reduction for output drivers
US4937477A (en) * 1988-01-19 1990-06-26 Supertex, Inc. Integrated mos high-voltage level-translation circuit, structure and method
JPH04192716A (ja) * 1990-11-26 1992-07-10 Mitsubishi Electric Corp Ｍｏｓトランジスタ出力回路
JPH0564424A (ja) * 1991-08-28 1993-03-12 Sharp Corp 半導体装置の電圧降下回路
US5258662A (en) * 1992-04-06 1993-11-02 Linear Technology Corp. Micropower gate charge pump for power MOSFETS
DE4215444C2 (de) * 1992-05-11 1994-02-24 Telefunken Microelectron Integrierte Schaltungsanordnung
TW247975B (US08088918-20120103-C00476.png) * 1992-07-14 1995-05-21 Philips Electronics Nv
EP0579314B1 (en) * 1992-07-14 1998-04-29 Koninklijke Philips Electronics N.V. System comprising an output buffer circuit and an input buffer circuit
JP3335700B2 (ja) * 1993-03-30 2002-10-21 富士通株式会社 レベルコンバータ及び半導体集積回路
FR2716758B1 (fr) * 1994-02-28 1996-05-31 Sgs Thomson Microelectronics Circuit de polarisation pour transistor dans une cellule de mémorisation.
JP3192937B2 (ja) * 1995-08-31 2001-07-30 株式会社東芝 バスホールド回路
US5969542A (en) * 1997-05-21 1999-10-19 Advanced Micro Devices, Inc. High speed gate oxide protected level shifter
JP3542476B2 (ja) * 1997-12-01 2004-07-14 三菱電機株式会社 Ｓｏｉ構造のｃｍｏｓ回路
DE10255642B4 (de) 2002-11-28 2006-07-13 Infineon Technologies Ag Verfahren und Vorrichtung zum Ausgeben eines Digitalsignals
DE102006041440B4 (de) * 2006-09-04 2011-11-24 Texas Instruments Deutschland Gmbh CMOS-Ausgangstreiber
JP2008294682A (ja) * 2007-05-23 2008-12-04 Sanyo Electric Co Ltd 可変インピーダンス回路、それを用いた可変インピーダンスシステム、フィルタ回路、増幅器、通信システム
EP2696505B1 (en) * 2012-08-07 2020-11-11 ams AG Output buffer and signal processing method
US10855254B2 (en) * 2019-01-31 2020-12-01 Marvell Asia Pte, Ltd. Systems and methods for calibrating impedance of a low power voltage-mode transmitter driver
US10873323B2 (en) 2019-01-31 2020-12-22 Marvell Asia Pte, Ltd. Systems and methods for calibrating impedance of a low power voltage-mode transmitter driver

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3631528A (en) * 1970-08-14 1971-12-28 Robert S Green Low-power consumption complementary driver and complementary bipolar buffer circuits
US3916430A (en) * 1973-03-14 1975-10-28 Rca Corp System for eliminating substrate bias effect in field effect transistor circuits
US3914702A (en) * 1973-06-01 1975-10-21 Rca Corp Complementary field-effect transistor amplifier
FR2272536B1 (US08088918-20120103-C00476.png) * 1974-05-20 1978-02-03 Tokyo Shibaura Electric Co
JPS5238852A (en) * 1975-09-22 1977-03-25 Seiko Instr & Electronics Ltd Level shift circuit
US4039862A (en) * 1976-01-19 1977-08-02 Rca Corporation Level shift circuit
FR2379945A1 (fr) * 1977-02-04 1978-09-01 Labo Cent Telecommunicat Circuit d'adaptation d'un systeme logique a un autre

Also Published As

Publication number Publication date
US4305009A (en) 1981-12-08
JPS5516539A (en) 1980-02-05
DE2929450C2 (de) 1985-08-29
DE2929450A1 (de) 1980-03-20

Similar Documents

Publication Publication Date Title
JPS6161295B2 (US08088918-20120103-C00476.png)
JP2922028B2 (ja) 半導体集積回路の出力回路
US3906254A (en) Complementary FET pulse level converter
JP2570471B2 (ja) クロックドライバー回路
JPS60500115A (ja) クロツクパルス整形回路
EP0405319B1 (en) Delay circuit having stable delay time
JPH0159772B2 (US08088918-20120103-C00476.png)
JP2968826B2 (ja) カレントミラー型増幅回路及びその駆動方法
JPH04150224A (ja) 集積回路
JPH0660686A (ja) 半導体集積回路
JPS598919B2 (ja) バケツト・ブリゲ−ド・シフト・レジスタ装置
JP3105435B2 (ja) 入力回路
JPH0659761A (ja) 半導体集積回路
JPS6217896B2 (US08088918-20120103-C00476.png)
US20040145389A1 (en) High speed current mode NOR logic circuit
JPS6243367B2 (US08088918-20120103-C00476.png)
JPH0575205B2 (US08088918-20120103-C00476.png)
KR900000486B1 (ko) 씨모오스 시간 지연회로
EP0499645A1 (en) Differential amplifying circuit of operational amplifier
JPH01209813A (ja) 出力バッファ回路
JPH0685656A (ja) Ｔｔｌ入力信号レベルを変換するためのｃｍｏｓレシーバ回路
JPH04301921A (ja) インバータ回路
JP3455463B2 (ja) 入力バッファ回路
JPH0338919A (ja) 差動増幅回路
JP3482026B2 (ja) イクスクルーシブ否定論理和ゲート