JPS6156903B2 - - Google Patents
Info
- Publication number
- JPS6156903B2 JPS6156903B2 JP55029281A JP2928180A JPS6156903B2 JP S6156903 B2 JPS6156903 B2 JP S6156903B2 JP 55029281 A JP55029281 A JP 55029281A JP 2928180 A JP2928180 A JP 2928180A JP S6156903 B2 JPS6156903 B2 JP S6156903B2
- Authority
- JP
- Japan
- Prior art keywords
- latch
- line
- signal
- circuit
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 6
- 210000004899 c-terminal region Anatomy 0.000 description 4
- 230000001960 triggered effect Effects 0.000 description 2
- 230000001143 conditioned effect Effects 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318522—Test of Sequential circuits
- G01R31/318527—Test of counters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
- H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
- H03K23/542—Ring counters, i.e. feedback shift register counters with crossed-couplings, i.e. Johnson counters
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Liquid Crystal Display Device Control (AREA)
- Tests Of Electronic Circuits (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/028,146 US4264807A (en) | 1979-04-09 | 1979-04-09 | Counter including two 2 bit counter segments connected in cascade each counting in Gray code |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55135424A JPS55135424A (en) | 1980-10-22 |
| JPS6156903B2 true JPS6156903B2 (OSRAM) | 1986-12-04 |
Family
ID=21841833
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2928180A Granted JPS55135424A (en) | 1979-04-09 | 1980-03-10 | Counter |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4264807A (OSRAM) |
| EP (1) | EP0017091B1 (OSRAM) |
| JP (1) | JPS55135424A (OSRAM) |
| DE (1) | DE3063649D1 (OSRAM) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0057314B1 (en) * | 1981-01-28 | 1985-12-04 | BURROUGHS CORPORATION (a Delaware corporation) | Lsi timing circuit for a digital display employing a modulo eight counter |
| US4408336A (en) * | 1981-05-04 | 1983-10-04 | International Business Machines Corp. | High speed binary counter |
| DE68928837T2 (de) * | 1988-09-07 | 1999-05-12 | Texas Instruments Inc., Dallas, Tex. | Prüf-Puffer/Register |
| US6304987B1 (en) | 1995-06-07 | 2001-10-16 | Texas Instruments Incorporated | Integrated test circuit |
| US5483518A (en) | 1992-06-17 | 1996-01-09 | Texas Instruments Incorporated | Addressable shadow port and protocol for serial bus networks |
| JP3005250B2 (ja) * | 1989-06-30 | 2000-01-31 | テキサス インスツルメンツ インコーポレイテツド | バスモニター集積回路 |
| US6675333B1 (en) | 1990-03-30 | 2004-01-06 | Texas Instruments Incorporated | Integrated circuit with serial I/O controller |
| US5097491A (en) * | 1990-05-31 | 1992-03-17 | National Semiconductor Corporation | Modular gray code counter |
| US5164968A (en) * | 1991-10-15 | 1992-11-17 | Loral Aerospace Corp. | Nine bit Gray code generator |
| US5969538A (en) | 1996-10-31 | 1999-10-19 | Texas Instruments Incorporated | Semiconductor wafer with interconnect between dies for testing and a process of testing |
| US6408413B1 (en) | 1998-02-18 | 2002-06-18 | Texas Instruments Incorporated | Hierarchical access of test access ports in embedded core integrated circuits |
| US6405335B1 (en) | 1998-02-25 | 2002-06-11 | Texas Instruments Incorporated | Position independent testing of circuits |
| US7058862B2 (en) | 2000-05-26 | 2006-06-06 | Texas Instruments Incorporated | Selecting different 1149.1 TAP domains from update-IR state |
| US6728915B2 (en) | 2000-01-10 | 2004-04-27 | Texas Instruments Incorporated | IC with shared scan cells selectively connected in scan path |
| US6769080B2 (en) | 2000-03-09 | 2004-07-27 | Texas Instruments Incorporated | Scan circuit low power adapter with counter |
| US8654555B2 (en) | 2012-06-04 | 2014-02-18 | Raytheon Company | ROIC control signal generator |
| EP2899887B1 (en) | 2014-01-23 | 2018-11-21 | Dialog Semiconductor (UK) Limited | Digital counter comprising reduced transition density |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3209347A (en) * | 1962-09-20 | 1965-09-28 | Ibm | Gray code generator |
| US3515341A (en) * | 1966-09-26 | 1970-06-02 | Singer Co | Pulse responsive counters |
| US3810115A (en) * | 1973-02-05 | 1974-05-07 | Honeywell Inf Systems | Position scaler (shifter) for computer arithmetic unit |
| US3961750A (en) * | 1974-04-05 | 1976-06-08 | Signetics Corporation | Expandable parallel binary shifter/rotator |
| US3988601A (en) * | 1974-12-23 | 1976-10-26 | Rca Corporation | Data processor reorder shift register memory |
| US3978413A (en) * | 1975-02-07 | 1976-08-31 | Hewlett-Packard Company | Modulus counter circuit utilizing serial access |
| US4071902A (en) * | 1976-06-30 | 1978-01-31 | International Business Machines Corporation | Reduced overhead for clock testing in a level system scan design (LSSD) system |
-
1979
- 1979-04-09 US US06/028,146 patent/US4264807A/en not_active Expired - Lifetime
-
1980
- 1980-03-10 JP JP2928180A patent/JPS55135424A/ja active Granted
- 1980-03-20 EP EP80101464A patent/EP0017091B1/en not_active Expired
- 1980-03-20 DE DE8080101464T patent/DE3063649D1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| DE3063649D1 (en) | 1983-07-14 |
| JPS55135424A (en) | 1980-10-22 |
| US4264807A (en) | 1981-04-28 |
| EP0017091A1 (en) | 1980-10-15 |
| EP0017091B1 (en) | 1983-06-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6156903B2 (OSRAM) | ||
| EP0656544A2 (en) | Technique and method for asynchronous scan design | |
| JP3540844B2 (ja) | 半導体集積回路 | |
| JP2752634B2 (ja) | ソート処理装置 | |
| US4331926A (en) | Programmable frequency divider | |
| US6839783B2 (en) | Programmable state machine interface | |
| JPS59180467A (ja) | 論理回路の試験方法 | |
| JP3185426B2 (ja) | メモリデバイス検査用データ転送回路 | |
| JPH0534409A (ja) | テストモード制御信号生成回路 | |
| JPS62151775A (ja) | 集積回路のテスト回路 | |
| US5790894A (en) | Data processing with improved register bit structure | |
| JP3062314B2 (ja) | 印字素子駆動回路装置及び印字装置 | |
| SU919092A1 (ru) | Реверсивный кольцевой счетчик | |
| JPH0450784A (ja) | 半導体集積回路 | |
| JPH02206222A (ja) | カウンタ | |
| JPH05215820A (ja) | スキャンパス回路 | |
| JP2591210B2 (ja) | 信号検出回路 | |
| JPH0369075B2 (OSRAM) | ||
| JPH04172266A (ja) | スキャンイン・アウト方式 | |
| JPS6093560A (ja) | 多モ−ドテスト回路 | |
| JPS609286B2 (ja) | タイミング信号発生回路 | |
| JPH03119598A (ja) | シフトレジスタの駆動回路及びそれを備えたマイクロコンピュータ | |
| JPS62133371A (ja) | 半導体装置 | |
| JPH0744417A (ja) | マイクロコンピュータのテスト回路 | |
| JPH0779247B2 (ja) | デコ−ド回路 |