JPH0369075B2 - - Google Patents
Info
- Publication number
- JPH0369075B2 JPH0369075B2 JP59040364A JP4036484A JPH0369075B2 JP H0369075 B2 JPH0369075 B2 JP H0369075B2 JP 59040364 A JP59040364 A JP 59040364A JP 4036484 A JP4036484 A JP 4036484A JP H0369075 B2 JPH0369075 B2 JP H0369075B2
- Authority
- JP
- Japan
- Prior art keywords
- waveform
- clock
- logic
- shift register
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 6
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/78—Generating a single train of pulses having a predetermined pattern, e.g. a predetermined number
Landscapes
- Tests Of Electronic Circuits (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59040364A JPS60185425A (ja) | 1984-03-05 | 1984-03-05 | 論理波形生成回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59040364A JPS60185425A (ja) | 1984-03-05 | 1984-03-05 | 論理波形生成回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60185425A JPS60185425A (ja) | 1985-09-20 |
| JPH0369075B2 true JPH0369075B2 (OSRAM) | 1991-10-30 |
Family
ID=12578581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59040364A Granted JPS60185425A (ja) | 1984-03-05 | 1984-03-05 | 論理波形生成回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60185425A (OSRAM) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0729505Y2 (ja) * | 1986-07-18 | 1995-07-05 | 株式会社アドバンテスト | 論理波形発生装置 |
| JP3901825B2 (ja) * | 1998-02-13 | 2007-04-04 | 富士通株式会社 | 波形生成装置及び方法 |
-
1984
- 1984-03-05 JP JP59040364A patent/JPS60185425A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60185425A (ja) | 1985-09-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5481549A (en) | Apparatus for testing an integrated circuit in which an input test pattern can be changed with an selected application timing | |
| JPS6156903B2 (OSRAM) | ||
| JPH0369075B2 (OSRAM) | ||
| US3979681A (en) | System and method for decoding reset signals of a timepiece for providing internal control | |
| TW508446B (en) | Calibration method and apparatus for correcting pulse width timing errors in integrated circuit testing | |
| US4755758A (en) | Wave formatter for a logic circuit testing system | |
| JPH1021150A (ja) | メモリテスト回路 | |
| JP2556918Y2 (ja) | Ic試験装置の波形制御回路 | |
| KR930003169B1 (ko) | 마이크로 컴퓨터의 표시장치 | |
| JP2536135B2 (ja) | シリアル/パラレル変換回路 | |
| JPH0450784A (ja) | 半導体集積回路 | |
| RU2010323C1 (ru) | Устройство для статистического моделирования состояния объекта испытаний | |
| JP2639986B2 (ja) | マイクロコンピュータの表示装置 | |
| SU803009A1 (ru) | Запоминающее устройство с замещениемдЕфЕКТНыХ чЕЕК | |
| JP3298959B2 (ja) | パルス幅変調回路 | |
| JPH06112812A (ja) | バイナリ・カウンタ | |
| SU1142834A1 (ru) | Микропрограммное устройство управлени | |
| KR890003402Y1 (ko) | 문자별 더블폭 표시회로 | |
| JP2660688B2 (ja) | 論理波形発生装置 | |
| JPH10222808A (ja) | 磁気記録再生装置 | |
| JPS6113165A (ja) | 同相転送回路 | |
| JPH0242369A (ja) | カウンタのテスト回路 | |
| JPH10170604A (ja) | 入出力バッファテスト回路及び半導体集積回路 | |
| JPH0766041B2 (ja) | 論理波形生成器 | |
| JPH0746099A (ja) | パルス幅変調回路 |