JPS6156823B2 - - Google Patents

Info

Publication number
JPS6156823B2
JPS6156823B2 JP55126798A JP12679880A JPS6156823B2 JP S6156823 B2 JPS6156823 B2 JP S6156823B2 JP 55126798 A JP55126798 A JP 55126798A JP 12679880 A JP12679880 A JP 12679880A JP S6156823 B2 JPS6156823 B2 JP S6156823B2
Authority
JP
Japan
Prior art keywords
circuit
output
time
multiplication
real part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55126798A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5752959A (en
Inventor
Haruo Akagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP55126798A priority Critical patent/JPS5752959A/ja
Publication of JPS5752959A publication Critical patent/JPS5752959A/ja
Publication of JPS6156823B2 publication Critical patent/JPS6156823B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4806—Computations with complex numbers
    • G06F7/4812—Complex multiplication

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP55126798A 1980-09-11 1980-09-11 Multiplier Granted JPS5752959A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55126798A JPS5752959A (en) 1980-09-11 1980-09-11 Multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55126798A JPS5752959A (en) 1980-09-11 1980-09-11 Multiplier

Publications (2)

Publication Number Publication Date
JPS5752959A JPS5752959A (en) 1982-03-29
JPS6156823B2 true JPS6156823B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1986-12-04

Family

ID=14944207

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55126798A Granted JPS5752959A (en) 1980-09-11 1980-09-11 Multiplier

Country Status (1)

Country Link
JP (1) JPS5752959A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58223846A (ja) * 1982-06-23 1983-12-26 Fujitsu Ltd 複素数乗算器
WO1999000746A1 (fr) * 1997-06-26 1999-01-07 Asahi Kasei Kogyo Kabushiki Kaisha Unites arithmetiques paralleles et processeur de signaux numeriques utilisant lesdites unites
KR100433627B1 (ko) * 2001-12-11 2004-05-31 한국전자통신연구원 저전력 복소수 곱셈기
US20230029006A1 (en) * 2020-02-06 2023-01-26 Mitsubishi Electric Corporation Complex multiplication circuit

Also Published As

Publication number Publication date
JPS5752959A (en) 1982-03-29

Similar Documents

Publication Publication Date Title
Gnanasekaran A fast serial-parallel binary multiplier
JPH0793294A (ja) ２次元離散コサイン変換装置、２次元逆離散コサイン変換装置およびディジタル信号処理装置
Corinthios The design of a class of Fast Fourier Transform computers
JPH0368416B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US3777131A (en) High base multiple rail fourier transform serial stage
JPS6156823B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0477932B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
Powell et al. Signal processing with bit-serial word-parallel architectures
GB976620A (en) Improvements in or relating to multiplying arrangements for digital computing and like purposes
Chaudhary et al. Design of 64 bit High Speed Vedic Multiplier
JPS5694435A (en) Multiplying circuit
JPH0773161A (ja) 演算装置
JPS576972A (en) Multiplying circuit of complex number
JPH0883264A (ja) １次元シストリックアレイ型演算器とそれを用いたｄｃｔ／ｉｄｃｔ演算装置
JPS56168276A (en) Arithmetic processing unit
JPS553066A (en) Composite multiplier
GB965830A (en) Parallel adder with fast carry network
JPH0371331A (ja) 乗算器
JPS61246837A (ja) 並列乗算器
SU126668A1 (ru) Способ параллельного умножени в цифровых вычислительных машинах и устройство дл осуществлени способа
Karthik et al. FPGA implementation of high speed vedic multipliers
JPS5990419A (ja) ２次のデイジタル全域通過回路
JPS54132144A (en) Multiple process system
SU972517A1 (ru) Устройство дл выполнени быстрого преобразовани Фурье
JPS6043743A (ja) 信号処理回路