JPS5694435A - Multiplying circuit - Google Patents
Multiplying circuitInfo
- Publication number
- JPS5694435A JPS5694435A JP17336279A JP17336279A JPS5694435A JP S5694435 A JPS5694435 A JP S5694435A JP 17336279 A JP17336279 A JP 17336279A JP 17336279 A JP17336279 A JP 17336279A JP S5694435 A JPS5694435 A JP S5694435A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- output
- latches
- input
- stages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To make the multiplication speed high, by providing the first and the second circuits in the multiplying circuit and by providing a latch group where intermediate data obtained in the course of addition of the input of the second circuit is held and by reducing the number of stages of latches.
CONSTITUTION: Multiplicand CAND and partial multiplier IER are input to output the product from circuit 1, and the output of circuit 1 is applied to circuit 10 where six inputs are added to output the addition result as four partial results. Further, four outputs of from circuit 10 are set to latches 11W14 as the sum of temporary carry, and contents of latches 11W14 are input to circuit 15 where four inputs are added to output the addition result as two partial results. The output of circuit 15 is shifted by a fixed quantity and is input to circuit 10, and circuits 10 and 15 are connected, and thus, the number of stages of latches is reduced to make the multiplication speed high.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17336279A JPS5694435A (en) | 1979-12-27 | 1979-12-27 | Multiplying circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17336279A JPS5694435A (en) | 1979-12-27 | 1979-12-27 | Multiplying circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5694435A true JPS5694435A (en) | 1981-07-30 |
Family
ID=15958990
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17336279A Pending JPS5694435A (en) | 1979-12-27 | 1979-12-27 | Multiplying circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5694435A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59205646A (en) * | 1983-05-09 | 1984-11-21 | Matsushita Electric Ind Co Ltd | Cumulative multiplier |
JP2010249437A (en) * | 2009-04-17 | 2010-11-04 | Teruo Iejima | Solar water heater |
RU2473955C1 (en) * | 2011-06-08 | 2013-01-27 | Лев Петрович Петренко | METHOD OF GENERATING ARGUMENTS OF ANALOGUE SIGNALS OF PARTIAL PRODUCTS [ni]&[mj]f(h)↓CD OF ARGUMENTS OF MULTIPLIERS ±[mj]f(2n) И ±[ni]f(2n) - "COMPLEMENTARY CODE" IN PYRAMIDAL MULTIPLIER fΣ(↓CDΣ) FOR SUCCESSIVE LOGIC DECRYPTION f1(CD↓) AND GENERATING RESULTANT SUM IN FORMAT ±[SΣ]f(2n) - "COMPLEMENTARY CODE" AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) |
RU2475813C2 (en) * | 2011-04-01 | 2013-02-20 | Лев Петрович Петренко | METHOD FOR LOGIC-DYNAMIC PROCESS OF GENERATING ANALOGUE INFORMATION SIGNALS OF PARTIAL PRODUCTS OF ARGUMENTS OF MULTIPLIERS ±[ni] AND ±[mj] - "COMPLEMENTARY CODE" OF TRUNCATED PYRAMIDAL STRUCTURE OF MULTIPLIER fΣ(Σ) FOR SUBSEQUENT ACCUMULATIVE SUMMATION IN ADDER ±f1(Σ) AND FUNCTIONAL DESIGN FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) |
RU2481614C2 (en) * | 2011-06-08 | 2013-05-10 | Лев Петрович Петренко | METHOD TO GENERATE ARGUMENTS OF ANALOG SIGNALS OF PARTIAL PRODUCTS [ni]&[mj]f(h)↓CD ARGUMENTS OF MULTIPLICAND ±[mj]f(2n) AND ARGUMENTS OF MULTIPLIER ±[ni]f(2n) - "ADDITIONAL CODE" IN PYRAMIDAL MULTIPLIER fΣ(↓CDΣ) FOR SUBSEQUENT LOGICAL DECODING f1(CD↓) AND GENERATION OF RESULTING SUM IN FORMAT ±[SΣ]f(2n) -"ADDITIONAL CODE" AND FUNCTIONAL STRUCTURE FOR ITS REALISATION (VERSIONS OF RUSSIAN LOGICS) |
-
1979
- 1979-12-27 JP JP17336279A patent/JPS5694435A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59205646A (en) * | 1983-05-09 | 1984-11-21 | Matsushita Electric Ind Co Ltd | Cumulative multiplier |
JPH0447850B2 (en) * | 1983-05-09 | 1992-08-05 | Matsushita Electric Ind Co Ltd | |
JP2010249437A (en) * | 2009-04-17 | 2010-11-04 | Teruo Iejima | Solar water heater |
RU2475813C2 (en) * | 2011-04-01 | 2013-02-20 | Лев Петрович Петренко | METHOD FOR LOGIC-DYNAMIC PROCESS OF GENERATING ANALOGUE INFORMATION SIGNALS OF PARTIAL PRODUCTS OF ARGUMENTS OF MULTIPLIERS ±[ni] AND ±[mj] - "COMPLEMENTARY CODE" OF TRUNCATED PYRAMIDAL STRUCTURE OF MULTIPLIER fΣ(Σ) FOR SUBSEQUENT ACCUMULATIVE SUMMATION IN ADDER ±f1(Σ) AND FUNCTIONAL DESIGN FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) |
RU2473955C1 (en) * | 2011-06-08 | 2013-01-27 | Лев Петрович Петренко | METHOD OF GENERATING ARGUMENTS OF ANALOGUE SIGNALS OF PARTIAL PRODUCTS [ni]&[mj]f(h)↓CD OF ARGUMENTS OF MULTIPLIERS ±[mj]f(2n) И ±[ni]f(2n) - "COMPLEMENTARY CODE" IN PYRAMIDAL MULTIPLIER fΣ(↓CDΣ) FOR SUCCESSIVE LOGIC DECRYPTION f1(CD↓) AND GENERATING RESULTANT SUM IN FORMAT ±[SΣ]f(2n) - "COMPLEMENTARY CODE" AND FUNCTIONAL STRUCTURE FOR REALISATION THEREOF (VERSIONS OF RUSSIAN LOGIC) |
RU2481614C2 (en) * | 2011-06-08 | 2013-05-10 | Лев Петрович Петренко | METHOD TO GENERATE ARGUMENTS OF ANALOG SIGNALS OF PARTIAL PRODUCTS [ni]&[mj]f(h)↓CD ARGUMENTS OF MULTIPLICAND ±[mj]f(2n) AND ARGUMENTS OF MULTIPLIER ±[ni]f(2n) - "ADDITIONAL CODE" IN PYRAMIDAL MULTIPLIER fΣ(↓CDΣ) FOR SUBSEQUENT LOGICAL DECODING f1(CD↓) AND GENERATION OF RESULTING SUM IN FORMAT ±[SΣ]f(2n) -"ADDITIONAL CODE" AND FUNCTIONAL STRUCTURE FOR ITS REALISATION (VERSIONS OF RUSSIAN LOGICS) |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5650439A (en) | Binary multiplier cell circuit | |
GB1525654A (en) | Multiplying devices | |
JPS5694435A (en) | Multiplying circuit | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS57199044A (en) | Multiplying device | |
JPS5752959A (en) | Multiplier | |
JPS55164942A (en) | Division circuit | |
JPS5520508A (en) | Processor for division | |
JPS553066A (en) | Composite multiplier | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS54125378A (en) | Input-output unit for sequence controller | |
JPS6484333A (en) | Divider | |
JPS54132144A (en) | Multiple process system | |
JPS57206964A (en) | Multiplier/divider | |
JPS53138667A (en) | A/d converter circuit | |
JPS5582352A (en) | Multiplication and division operation system | |
JPS5518706A (en) | Parallel adder circuit | |
JPS54156446A (en) | Code conversion system | |
JPS5698030A (en) | Odd dividing circuit | |
JPS5685127A (en) | Digital signal processor | |
JPS5696328A (en) | Logical arithmetic operating device | |
JPS5611548A (en) | Division unit | |
JPS53142844A (en) | Information processor | |
JPS5631139A (en) | Multiplier | |
JPS5498544A (en) | Multiplier for complex number |