JPS5696328A - Logical arithmetic operating device - Google Patents

Logical arithmetic operating device

Info

Publication number
JPS5696328A
JPS5696328A JP17299379A JP17299379A JPS5696328A JP S5696328 A JPS5696328 A JP S5696328A JP 17299379 A JP17299379 A JP 17299379A JP 17299379 A JP17299379 A JP 17299379A JP S5696328 A JPS5696328 A JP S5696328A
Authority
JP
Japan
Prior art keywords
operating device
carry
adder
arithmetic operating
logical arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17299379A
Other languages
Japanese (ja)
Other versions
JPS618447B2 (en
Inventor
Akio Shinagawa
Katsuyuki Iwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17299379A priority Critical patent/JPS5696328A/en
Publication of JPS5696328A publication Critical patent/JPS5696328A/en
Publication of JPS618447B2 publication Critical patent/JPS618447B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)

Abstract

PURPOSE: To obtain the operation result in a comparatively high speed, by combining a carry preserving adder and a carry propagating adder to obtain a simple logical arithmetic operating device.
CONSTITUTION: The C input of carry preserving adder CSA having three input terminals is made all 0 or all 1, and two A and B inputs are used as operands, and their two outputs D and R are connected to input terminals E and F of carry propagating adder CPA. By making either of input terminals E and F all-zero signals, output of output terminals R and D appear as S as they pass through carry propagating adder CPA without stopping, thus obtaining a simple logical arithmetic operating device.
COPYRIGHT: (C)1981,JPO&Japio
JP17299379A 1979-12-28 1979-12-28 Logical arithmetic operating device Granted JPS5696328A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17299379A JPS5696328A (en) 1979-12-28 1979-12-28 Logical arithmetic operating device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17299379A JPS5696328A (en) 1979-12-28 1979-12-28 Logical arithmetic operating device

Publications (2)

Publication Number Publication Date
JPS5696328A true JPS5696328A (en) 1981-08-04
JPS618447B2 JPS618447B2 (en) 1986-03-14

Family

ID=15952185

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17299379A Granted JPS5696328A (en) 1979-12-28 1979-12-28 Logical arithmetic operating device

Country Status (1)

Country Link
JP (1) JPS5696328A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0451562A2 (en) * 1990-04-04 1991-10-16 International Business Machines Corporation Data dependency collapsing hardware apparatus
EP0478731A1 (en) * 1990-04-04 1992-04-08 International Business Machines Corporation Early scism alu status determination apparatus
USRE35311E (en) * 1990-04-04 1996-08-06 International Business Machines Corporation Data dependency collapsing hardware apparatus

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0451562A2 (en) * 1990-04-04 1991-10-16 International Business Machines Corporation Data dependency collapsing hardware apparatus
EP0478731A1 (en) * 1990-04-04 1992-04-08 International Business Machines Corporation Early scism alu status determination apparatus
EP0478745A1 (en) * 1990-04-04 1992-04-08 International Business Machines Corporation High performance interlock collapsing scism alu apparatus
US5299319A (en) * 1990-04-04 1994-03-29 International Business Machines Corporation High performance interlock collapsing SCISM ALU apparatus
USRE35311E (en) * 1990-04-04 1996-08-06 International Business Machines Corporation Data dependency collapsing hardware apparatus

Also Published As

Publication number Publication date
JPS618447B2 (en) 1986-03-14

Similar Documents

Publication Publication Date Title
JPS522356A (en) Electronic desk calculator
JPS5516520A (en) Digital signal mixer
JPS5483341A (en) Digital integrated circuit
JPS5696328A (en) Logical arithmetic operating device
JPS5321543A (en) Square root arithmetic circuit
JPS53142844A (en) Information processor
JPS538464A (en) Dividing output type equipment with plural speed ranges-hydraulic speed change gear
JPS5328345A (en) Extending device for input/output port
JPS5317044A (en) Random number generating unit
JPS5646320A (en) Digital filter
JPS54112134A (en) Logical operation circuit
JPS5518706A (en) Parallel adder circuit
JPS5320832A (en) Integrated circuit
JPS5227674A (en) Digital multimeter
JPS51140641A (en) Optical fiber variable attenuator
JPS52100945A (en) Multiplication system
JPS51116644A (en) Image processor
JPS5213742A (en) Division operation system in a digital processing unit
JPS5422140A (en) Digital differential analyzer
JPS52115984A (en) Sequence controller
JPS5419647A (en) Arithmetic processing unit
JPS525229A (en) Arithmetic device
JPS5347243A (en) Logarithmic arithmetic unit
JPS5377148A (en) Input and output control circuit
JPS52142454A (en) Composite type processing device