Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi LtdfiledCriticalHitachi Ltd
Priority to JP8427577ApriorityCriticalpatent/JPS5419647A/en
Publication of JPS5419647ApublicationCriticalpatent/JPS5419647A/en
PURPOSE: To remove shift cycles of redundancy and achieve the higher speed of shift instruction by making an end of the shift instruction in the specified state of each shift counter.
COPYRIGHT: (C)1979,JPO&Japio
JP8427577A1977-07-151977-07-15Arithmetic processing unit
PendingJPS5419647A
(en)