JPS6151869A - 半導体記憶装置およびその製造方法 - Google Patents
半導体記憶装置およびその製造方法Info
- Publication number
- JPS6151869A JPS6151869A JP59174540A JP17454084A JPS6151869A JP S6151869 A JPS6151869 A JP S6151869A JP 59174540 A JP59174540 A JP 59174540A JP 17454084 A JP17454084 A JP 17454084A JP S6151869 A JPS6151869 A JP S6151869A
- Authority
- JP
- Japan
- Prior art keywords
- capacitor
- memory device
- photoresist
- semiconductor substrate
- semiconductor memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
- H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
- H01L21/0274—Photolithographic processes
- H01L21/0275—Photolithographic processes using lasers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Optics & Photonics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59174540A JPS6151869A (ja) | 1984-08-20 | 1984-08-20 | 半導体記憶装置およびその製造方法 |
| DE19853521891 DE3521891A1 (de) | 1984-08-20 | 1985-06-19 | Halbleiterspeichereinrichtung und verfahren zur herstellung derselben |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59174540A JPS6151869A (ja) | 1984-08-20 | 1984-08-20 | 半導体記憶装置およびその製造方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6151869A true JPS6151869A (ja) | 1986-03-14 |
Family
ID=15980323
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59174540A Pending JPS6151869A (ja) | 1984-08-20 | 1984-08-20 | 半導体記憶装置およびその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JPS6151869A (cs) |
| DE (1) | DE3521891A1 (cs) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1992005584A1 (de) * | 1990-09-13 | 1992-04-02 | Siemens Aktiengesellschaft | Hochintegrierbare schaltungsstruktur und herstellungsverfahren dafür |
| US5204280A (en) * | 1992-04-09 | 1993-04-20 | International Business Machines Corporation | Process for fabricating multiple pillars inside a dram trench for increased capacitor surface |
| DE19713052A1 (de) * | 1997-03-27 | 1998-10-01 | Siemens Ag | Kondensatorstruktur |
| DE19940825A1 (de) * | 1999-08-27 | 2001-04-05 | Infineon Technologies Ag | Kondensatorstruktur |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR1319011A (fr) * | 1961-05-01 | 1963-02-22 | Pacific Semiconductors | Traitement de surface du silicium |
| US3457633A (en) * | 1962-12-31 | 1969-07-29 | Ibm | Method of making crystal shapes having optically related surfaces |
| GB1439351A (en) * | 1972-06-02 | 1976-06-16 | Texas Instruments Inc | Capacitor |
| US3945825A (en) * | 1974-05-22 | 1976-03-23 | Rca Corporation | Method for producing width-modulated surface relief patterns |
| US3894872A (en) * | 1974-07-17 | 1975-07-15 | Rca Corp | Technique for fabricating high Q MIM capacitors |
| US4055423A (en) * | 1976-04-15 | 1977-10-25 | Rca Corporation | Organic medium for thin-phase holography |
| US4353086A (en) * | 1980-05-07 | 1982-10-05 | Bell Telephone Laboratories, Incorporated | Silicon integrated circuits |
| US4403827A (en) * | 1980-09-12 | 1983-09-13 | Mcdonnell Douglas Corporation | Process for producing a diffraction grating |
| US4336320A (en) * | 1981-03-12 | 1982-06-22 | Honeywell Inc. | Process for dielectric stenciled microcircuits |
| JPS58154256A (ja) * | 1982-03-10 | 1983-09-13 | Hitachi Ltd | 半導体装置 |
| JPS5982761A (ja) * | 1982-11-04 | 1984-05-12 | Hitachi Ltd | 半導体メモリ |
| JPS59161860A (ja) * | 1983-03-07 | 1984-09-12 | Hitachi Ltd | 半導体メモリ装置 |
| JPS60113963A (ja) * | 1983-11-25 | 1985-06-20 | Toshiba Corp | 半導体記憶装置 |
| DE3404673A1 (de) * | 1984-02-10 | 1985-08-14 | Ibm Deutschland Gmbh, 7000 Stuttgart | Photolithographische einrichtung und damit hergestellte magnetische oberflaechenspeicher |
-
1984
- 1984-08-20 JP JP59174540A patent/JPS6151869A/ja active Pending
-
1985
- 1985-06-19 DE DE19853521891 patent/DE3521891A1/de active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| DE3521891A1 (de) | 1986-02-20 |
| DE3521891C2 (cs) | 1992-07-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5364811A (en) | Method of manufacturing a semiconductor memory device with multiple device forming regions | |
| TW321794B (cs) | ||
| JPS61135151A (ja) | 半導体記憶装置 | |
| JP2528737B2 (ja) | 半導体記憶装置およびその製造方法 | |
| JPS60214558A (ja) | 半導体装置の製造方法 | |
| JPH0828476B2 (ja) | 半導体装置及びその製造方法 | |
| JP3397499B2 (ja) | 半導体記憶装置 | |
| JPH02106958A (ja) | 半導体装置 | |
| JPS6074470A (ja) | 半導体装置 | |
| JP3359945B2 (ja) | 半導体メモリ素子の製造方法 | |
| JPS6151869A (ja) | 半導体記憶装置およびその製造方法 | |
| US4173819A (en) | Method of manufacturing a dynamic random access memory using MOS FETS | |
| JP2715012B2 (ja) | 半導体記憶装置およびその製造方法 | |
| JPH0438144B2 (cs) | ||
| KR960001331B1 (ko) | 반도체 메모리장치 및 그 제조방법 | |
| KR100278643B1 (ko) | 반도체 메모리장치 제조방법 | |
| JPS6223154A (ja) | 半導体記憶装置とその製造方法 | |
| KR950005261B1 (ko) | 반도체장치의 접촉창 형성방법 | |
| JP3263870B2 (ja) | 微細パターン導電層を有する半導体装置の製造方法 | |
| CN1255748A (zh) | 动态随机存取存储器电容器存储电极的制造方法 | |
| JPS6097664A (ja) | 半導体記憶装置 | |
| KR930003278B1 (ko) | 초고집적 스택형 디램셀의 제조방법 | |
| KR100243258B1 (ko) | 반도체메모리장치 및 그 제조방법 | |
| KR100234353B1 (ko) | 반도체 메모리장치의 제조방법 | |
| JP2754642B2 (ja) | ダイナミック型半導体記憶装置 |