JPS61292951A - 半導体集積回路装置の製法 - Google Patents

半導体集積回路装置の製法

Info

Publication number
JPS61292951A
JPS61292951A JP60134018A JP13401885A JPS61292951A JP S61292951 A JPS61292951 A JP S61292951A JP 60134018 A JP60134018 A JP 60134018A JP 13401885 A JP13401885 A JP 13401885A JP S61292951 A JPS61292951 A JP S61292951A
Authority
JP
Japan
Prior art keywords
conductive layer
polycrystalline silicon
silicon film
film
impurity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60134018A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0466106B2 (OSRAM
Inventor
Atsuyoshi Koike
淳義 小池
Shuji Ikeda
修二 池田
Koichi Nagasawa
幸一 長沢
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60134018A priority Critical patent/JPS61292951A/ja
Priority to KR1019860004839A priority patent/KR940001122B1/ko
Priority to US06/875,674 priority patent/US4803534A/en
Publication of JPS61292951A publication Critical patent/JPS61292951A/ja
Priority to US07/306,906 priority patent/US4990998A/en
Publication of JPH0466106B2 publication Critical patent/JPH0466106B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/15—Static random access memory [SRAM] devices comprising a resistor load element
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/40—Resistors
    • H10D1/43—Resistors having PN junctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
    • H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
    • H10D64/662—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures
    • H10D64/663—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation the conductor further comprising additional layers, e.g. multiple silicon layers having different crystal structures the additional layers comprising a silicide layer contacting the layer of silicon, e.g. polycide gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/30—Diffusion for doping of conductive or resistive layers
    • H10P32/302—Doping polycrystalline silicon or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/075—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers of multilayered thin functional dielectric layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/076—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers in via holes or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/071—Manufacture or treatment of dielectric parts thereof
    • H10W20/074—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H10W20/077—Manufacture or treatment of dielectric parts thereof of dielectric parts comprising thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers on sidewalls or on top surfaces of conductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/44—Conductive materials thereof
    • H10W20/4451—Semiconductor materials, e.g. polysilicon

Landscapes

  • Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP60134018A 1985-06-21 1985-06-21 半導体集積回路装置の製法 Granted JPS61292951A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP60134018A JPS61292951A (ja) 1985-06-21 1985-06-21 半導体集積回路装置の製法
KR1019860004839A KR940001122B1 (ko) 1985-06-21 1986-06-18 반도체장치 및 그 제조방법
US06/875,674 US4803534A (en) 1985-06-21 1986-06-18 Semiconductor device sram to prevent out-diffusion
US07/306,906 US4990998A (en) 1985-06-21 1989-02-07 Semiconductor device to prevent out-diffusion of impurities from one conductor layer to another

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60134018A JPS61292951A (ja) 1985-06-21 1985-06-21 半導体集積回路装置の製法

Publications (2)

Publication Number Publication Date
JPS61292951A true JPS61292951A (ja) 1986-12-23
JPH0466106B2 JPH0466106B2 (OSRAM) 1992-10-22

Family

ID=15118449

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60134018A Granted JPS61292951A (ja) 1985-06-21 1985-06-21 半導体集積回路装置の製法

Country Status (3)

Country Link
US (2) US4803534A (OSRAM)
JP (1) JPS61292951A (OSRAM)
KR (1) KR940001122B1 (OSRAM)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61292951A (ja) * 1985-06-21 1986-12-23 Hitachi Ltd 半導体集積回路装置の製法
JPH0789569B2 (ja) * 1986-03-26 1995-09-27 株式会社日立製作所 半導体集積回路装置及びその製造方法
US5243208A (en) * 1987-05-27 1993-09-07 Hitachi, Ltd. Semiconductor integrated circuit device having a gate array with a ram and by-pass signal lines which interconnect a logic section and I/O unit circuit of the gate array
JPS63293966A (ja) * 1987-05-27 1988-11-30 Hitachi Ltd 半導体集積回路装置
US5194749A (en) * 1987-11-30 1993-03-16 Hitachi, Ltd. Semiconductor integrated circuit device
US4978637A (en) * 1989-05-31 1990-12-18 Sgs-Thomson Microelectronics, Inc. Local interconnect process for integrated circuits
US5281838A (en) * 1990-03-13 1994-01-25 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having contact between wiring layer and impurity region
JP2623019B2 (ja) * 1990-03-13 1997-06-25 三菱電機株式会社 半導体装置
EP0482556A1 (en) * 1990-10-22 1992-04-29 Nec Corporation Polysilicon resistance element and semiconductor device using the same
US5145799A (en) * 1991-01-30 1992-09-08 Texas Instruments Incorporated Stacked capacitor SRAM cell
US5435888A (en) * 1993-12-06 1995-07-25 Sgs-Thomson Microelectronics, Inc. Enhanced planarization technique for an integrated circuit
US5395785A (en) 1993-12-17 1995-03-07 Sgs-Thomson Microelectronics, Inc. SRAM cell fabrication with interlevel dielectric planarization
TW297158B (OSRAM) 1994-05-27 1997-02-01 Hitachi Ltd
US5683930A (en) * 1995-12-06 1997-11-04 Micron Technology Inc. SRAM cell employing substantially vertically elongated pull-up resistors and methods of making, and resistor constructions and methods of making
US6140684A (en) * 1997-06-24 2000-10-31 Stmicroelectronic, Inc. SRAM cell structure with dielectric sidewall spacers and drain and channel regions defined along sidewall spacers
US20070054442A1 (en) * 2005-09-08 2007-03-08 Po-Chih Liu Method for manufacturing thin film transistor, thin film transistor and pixel structure

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143853A (en) * 1981-03-03 1982-09-06 Toshiba Corp Semiconductor device
JPS59201462A (ja) * 1983-04-30 1984-11-15 Toshiba Corp 半導体装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536941A (en) * 1980-03-21 1985-08-27 Kuo Chang Kiang Method of making high density dynamic memory cell
US4376983A (en) * 1980-03-21 1983-03-15 Texas Instruments Incorporated High density dynamic memory cell
JPS6046545B2 (ja) * 1980-05-16 1985-10-16 日本電気株式会社 相補型ｍｏｓ記憶回路装置
EP0048610B1 (en) * 1980-09-22 1986-01-15 Kabushiki Kaisha Toshiba Semiconductor device and its manufacture
US4392150A (en) * 1980-10-27 1983-07-05 National Semiconductor Corporation MOS Integrated circuit having refractory metal or metal silicide interconnect layer
US4488166A (en) * 1980-12-09 1984-12-11 Fairchild Camera & Instrument Corp. Multilayer metal silicide interconnections for integrated circuits
JPS61292951A (ja) * 1985-06-21 1986-12-23 Hitachi Ltd 半導体集積回路装置の製法

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57143853A (en) * 1981-03-03 1982-09-06 Toshiba Corp Semiconductor device
JPS59201462A (ja) * 1983-04-30 1984-11-15 Toshiba Corp 半導体装置

Also Published As

Publication number Publication date
JPH0466106B2 (OSRAM) 1992-10-22
KR940001122B1 (ko) 1994-02-14
KR870000761A (ko) 1987-02-20
US4990998A (en) 1991-02-05
US4803534A (en) 1989-02-07

Similar Documents

Publication Publication Date Title
US5266507A (en) Method of fabricating an offset dual gate thin film field effect transistor
US4890148A (en) Semiconductor memory cell device with thick insulative layer
KR100221439B1 (ko) 반도체 메모리
KR940001122B1 (ko) 반도체장치 및 그 제조방법
JP2829992B2 (ja) 半導体装置
US5079611A (en) Semiconductor integrated circuit device and process for fabricating the same
JPS62174968A (ja) 半導体装置
JP2802752B2 (ja) 半導体デバイスの構造
JP3154130B2 (ja) 半導体メモリ
JPS6353965A (ja) 半導体集積回路装置
JPS62263668A (ja) 半導体集積回路装置
JP2800206B2 (ja) 半導体記憶装置
JPH01144673A (ja) 半導体集積回路装置
JP2803729B2 (ja) 半導体集積回路装置の製造方法
JPS62249474A (ja) 半導体集積回路装置
JPS628559A (ja) 半導体集積回路装置
JPH0744269B2 (ja) 半導体集積回路装置
JP2574801B2 (ja) 半導体記憶装置及びその製造方法
JPH055177B2 (OSRAM)
US6147387A (en) Static random access memory
JP2556672B2 (ja) 半導体集積回路装置
JPS612357A (ja) 半導体装置
JPS6197963A (ja) 半導体集積回路装置
JPS63104467A (ja) 半導体集積回路装置
JPH0831533B2 (ja) 半導体記憶装置