JPS61281339A - 情報処理装置の命令分岐方式 - Google Patents
情報処理装置の命令分岐方式Info
- Publication number
- JPS61281339A JPS61281339A JP60066236A JP6623685A JPS61281339A JP S61281339 A JPS61281339 A JP S61281339A JP 60066236 A JP60066236 A JP 60066236A JP 6623685 A JP6623685 A JP 6623685A JP S61281339 A JPS61281339 A JP S61281339A
- Authority
- JP
- Japan
- Prior art keywords
- address
- stack
- bit width
- instruction
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30054—Unconditional branch instructions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60066236A JPS61281339A (ja) | 1985-03-29 | 1985-03-29 | 情報処理装置の命令分岐方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60066236A JPS61281339A (ja) | 1985-03-29 | 1985-03-29 | 情報処理装置の命令分岐方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61281339A true JPS61281339A (ja) | 1986-12-11 |
| JPH0417529B2 JPH0417529B2 (enExample) | 1992-03-26 |
Family
ID=13310016
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60066236A Granted JPS61281339A (ja) | 1985-03-29 | 1985-03-29 | 情報処理装置の命令分岐方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61281339A (enExample) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52143725A (en) * | 1976-05-26 | 1977-11-30 | Hitachi Ltd | Data processing unit |
| JPS6033633A (ja) * | 1983-08-05 | 1985-02-21 | Canon Inc | 電子計算機 |
-
1985
- 1985-03-29 JP JP60066236A patent/JPS61281339A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52143725A (en) * | 1976-05-26 | 1977-11-30 | Hitachi Ltd | Data processing unit |
| JPS6033633A (ja) * | 1983-08-05 | 1985-02-21 | Canon Inc | 電子計算機 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0417529B2 (enExample) | 1992-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4945510A (en) | Register device | |
| US4314332A (en) | Memory control system | |
| JPS61281339A (ja) | 情報処理装置の命令分岐方式 | |
| CA1287177C (en) | Microprogrammed systems software instruction undo | |
| JP2643931B2 (ja) | 情報処理装置 | |
| JPS6027031A (ja) | 情報処理装置 | |
| JP2619416B2 (ja) | エミュレータ | |
| JP2663895B2 (ja) | Cpuシミュレータ | |
| JP2509244B2 (ja) | 分岐命令処理装置 | |
| JPS607540A (ja) | 割込制御回路 | |
| JPS6152747A (ja) | マイクロプロセツサ | |
| JPS62125444A (ja) | メモリ共有エリア制御方式 | |
| JPS616747A (ja) | メモリ装置 | |
| JP2883488B2 (ja) | 命令処理装置 | |
| KR950000552B1 (ko) | 마이크로프로세서 | |
| JP2883489B2 (ja) | 命令処理装置 | |
| JPS61184644A (ja) | 仮想計算機システム制御方式 | |
| JPS6337439B2 (enExample) | ||
| JPH0347536B2 (enExample) | ||
| JPH0193838A (ja) | デバッグ用マイクロプロセッサ | |
| JPH04288634A (ja) | ワンチップマイクロコンピュータ | |
| JPH04262429A (ja) | インサーキットエミュレータ | |
| JPS63311538A (ja) | マイクロプロセッサの割込み方式 | |
| JPH07141222A (ja) | サブルーチンの履歴をトレースするデータ処理装置 | |
| JPS62121549A (ja) | Osシミユレ−タの高速化方式 |