JPS61253847A - 高信頼度を有する半導体装置 - Google Patents

高信頼度を有する半導体装置

Info

Publication number
JPS61253847A
JPS61253847A JP60094901A JP9490185A JPS61253847A JP S61253847 A JPS61253847 A JP S61253847A JP 60094901 A JP60094901 A JP 60094901A JP 9490185 A JP9490185 A JP 9490185A JP S61253847 A JPS61253847 A JP S61253847A
Authority
JP
Japan
Prior art keywords
electrode pad
electrode
probing
pads
electrode pads
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60094901A
Other languages
English (en)
Inventor
Yuji Komatsu
裕司 小松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP60094901A priority Critical patent/JPS61253847A/ja
Publication of JPS61253847A publication Critical patent/JPS61253847A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2884Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/32Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05557Shape in side view comprising protrusions or indentations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、半導体装置に関し、特に高湿匿雰囲気中にお
いて高信頼度を有する半導体装置に関する。
〔従来の技術〕
半導体装置は一般に1枚のウェハー上に個数のチップを
形成した後、ウェハープロービングによシそれぞれのチ
ップの電気的特性を測足し、良。
不良を判定した後チップを切シ離し、パッケージに組立
てワイヤーボンデングによシチップの電極パッドと、パ
ッケージリード線とを電気的に接続している。
従来ウェハープロービングはワイヤーポンティング用電
極を利用して行なっており、他に測定のみに用いパッケ
ージリードに接続しないチェック用電極パッド及びトリ
ミング用電極とを設ける場合がある。
〔発明が解決しようとする問題点〕
上述した従来の半導体装置は、ワイヤーボンディング用
電極パッド、チェック用電極パッド及びトリミング用電
極パッドにプローブを当てるため各電極パッドに針キズ
を生じさせる。第3図の従来の半導体装置の電極パッド
部の断面図を示し、これを参照して説明する。
上述の半導体装置をパッケージに組立てワイヤーボンデ
ィングを行なりと、ワイヤーボンディング用電極パッド
2の針キズを生じた部分はほとんどボンディング金属8
によって覆われるが、チェック用電極パッド及びトリミ
ング用電極パッド4゜5にはワイヤーボンディングをし
ないため、針キズを有する電極パッドが露出することに
なる。このように、半導体装置を高湿度雰囲気中で保管
すると、パッケージ材質を透過あるいはパラゲージリー
ド線とパッケージ材質とのすき間を通して浸入した水分
が針キズを有する電極を加水分解し導電性物質が生じ、
リーク電流を生じさせたり、断線を起すという欠点があ
る。
〔問題点を解決するための手段〕
本発明の高信頼度半導体装置は、ブロービング時のみに
用いられその後途去されるウェハープロービング用電極
パッドとブロービングを行なわないワイヤーボンディン
グ用電極パッドとをそれぞれ独立に有しておシ、検査後
はウェーハブロービング用電極パッドは除去されるもの
である。
〔実施例〕 次に、本発明について図面を参照して説明する。
第1図は本発明の一実施例の平面図である。チップ1に
は集積回路が形成されているが、図面では省略しており
、ワイヤーボンディング用電極パッド2、ブロービング
専用電極パッド3、トリミング用電極パッド4及びチェ
ック用電極パッド5が形成されている。ウェハーブロー
ビングは、ブロービング専用電極パッド3.トリミング
用電極パッド4及びチェック用電極パッドを用いて行な
う。第2図(a)は本実施例のブロービング時電極パッ
ド部の断面図である。各電極パッド2〜5はテップ1の
表面に絶縁被膜6を介して形成されており、ワイヤーボ
ンディング用電極パッド2は更に絶縁被膜7により覆わ
れている。ブロービングにより電極パッド3〜5には針
きずを生じている。
第2図(b)は本実施例のワイヤーボンディング時電極
パッド部の断面図である。ブロービングを行なった電極
パッド3〜5は徐去されており、電極パッド2には、金
属ワイヤー8がボンディングされる。
次に、本実施例を実現する手段について述べる。
半導体集積回路チップ1の配線及び電極パッドはアルミ
ニウムが用いられておシ、絶縁被膜7はシリコン酸化膜
が用いられている。第2図(a)に示すウェハープロー
ビング後にウェハーをリン酸液中で処理することによシ
、ブロービングに用いた電極パッド3,4.5は全て従
去することができる。このとき配線及びボンディング用
電極パッド2はシリコン酸化膜7によって覆われている
ため除去されない。次に、通常の7オトレジストエ程に
より、ボンディング用電極パッド2上のシリコン酸化膜
7を徐去して本構造を実現できる。なお、 1一般に7
オトレジストエ程を行なうにはウェハー表面が平担でお
る必要があり、特にブロービングによる針キズがあると
、フォトレジスト工程を行ない難い。本構造によれば、
針キズ部はフォトレジスト工程前にすべて徐去されてい
るため、このような困難を生じない。
〔発明の効果〕
以上説明したように本発明は、ウェハーブロービング用
電極パッドとワイヤーボンディング用電極パッドとをそ
れぞれ独立に設け、ブロービング後にウェハープロービ
ング用電極パッドを除去することにより、半導体装置が
完成した時点で針キズを有する電極が存在せず、水分の
浸入により電極が加水分解されない。また、ワイヤーボ
ンディング用電極パッドは金属ワイヤーにより大部分が
覆われるため、やけ多加水分解されに<<、高湿度雰囲
気中でもリーク電流や断線を生じない効果がある。
【図面の簡単な説明】
第1図は本発明の一実施例の半導体集積回路の平面図、
第2図(a)は本発明の一実施例によるウェハープロー
ビング後の電極パッド部の断面図、第2図(b)は本発
明の一実施例によるワイヤーボンディング後の電極パッ
ド部の断面図でおる。第3図は従来の半導体集積回路の
電極パッド部の断面図である。 1・・・・・・半導体集積回路チェツブ、2・・・・・
・ワイヤーボンディング用電極パッド、3・・・・・・
ブロービング専用電極パッド、4・・・・・・トリミン
グ用電極パッド、5・・・・・・チェック用電極パッド
、6・・・・・・絶縁被膜、7・・・・・・電極上の絶
縁被膜、8・・・・・・ポンディングワイヤー。 第1図

Claims (1)

    【特許請求の範囲】
  1. 半導体基板上に形成され、少なくとも電気的特性の良否
    を判定した後に所定の容器に搭載し、ワイヤーボンディ
    ングにより電極をとり出している半導体装置において、
    前記半導体基板上には前記ワイヤーボンディング用の電
    極パッドと電気的特性判定用の電極パッドとを有し、前
    記電気的特性判定用電極パッドは前記電気的特性の良否
    を判定した後除去されていることを特徴とする高信頼度
    を有する半導体装置。
JP60094901A 1985-05-02 1985-05-02 高信頼度を有する半導体装置 Pending JPS61253847A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60094901A JPS61253847A (ja) 1985-05-02 1985-05-02 高信頼度を有する半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60094901A JPS61253847A (ja) 1985-05-02 1985-05-02 高信頼度を有する半導体装置

Publications (1)

Publication Number Publication Date
JPS61253847A true JPS61253847A (ja) 1986-11-11

Family

ID=14122927

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60094901A Pending JPS61253847A (ja) 1985-05-02 1985-05-02 高信頼度を有する半導体装置

Country Status (1)

Country Link
JP (1) JPS61253847A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0454134A2 (en) * 1990-04-25 1991-10-30 Kabushiki Kaisha Toshiba Semiconductor device
US5891745A (en) * 1994-10-28 1999-04-06 Honeywell Inc. Test and tear-away bond pad design
EP1517364A1 (en) * 2002-06-21 2005-03-23 Fujitsu Limited Semiconductor device and its producing method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0454134A2 (en) * 1990-04-25 1991-10-30 Kabushiki Kaisha Toshiba Semiconductor device
US5386127A (en) * 1990-04-25 1995-01-31 Kabushiki Kaisha Toshiba Semiconductor device having groups of pads which receive the same signal
US5891745A (en) * 1994-10-28 1999-04-06 Honeywell Inc. Test and tear-away bond pad design
EP1517364A1 (en) * 2002-06-21 2005-03-23 Fujitsu Limited Semiconductor device and its producing method
EP1517364A4 (en) * 2002-06-21 2006-06-07 Fujitsu Ltd SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF
US7095045B2 (en) 2002-06-21 2006-08-22 Fujitsu Limited Semiconductor device and manufacturing method thereof

Similar Documents

Publication Publication Date Title
JPS61253847A (ja) 高信頼度を有する半導体装置
JPH09289224A (ja) 半導体チップ、その製造方法及びワイヤボンディング方法
JPS62261139A (ja) 半導体装置
JPH0737929A (ja) 半導体集積回路装置
US6340604B1 (en) Contactor and semiconductor device inspecting method
JPS59148345A (ja) Lsiチツプ測定用プロ−バ−
JPH01219566A (ja) プローブ・カード
JPH0496343A (ja) 半導体装置
JPH0439950A (ja) 半導体装置
JPS62279648A (ja) 半導体集積回路装置
JPH01198051A (ja) 半導体集積回路
JPS6222448A (ja) Icの形成されたウエ−ハ
JPH0220034A (ja) 半導体装置
JPS62271443A (ja) 半導体装置
JPH10173015A (ja) 半導体装置およびその製造方法
JPS62296541A (ja) 樹脂封止型半導体装置
JPH01319956A (ja) 半導体集積回路
KR100529453B1 (ko) 프로브 카드용 니들과 그 제조 방법
JPS5812443Y2 (ja) ビ−ムリ−ドチツプノキヤリア
JPH06347509A (ja) 半導体装置
JPS6225433A (ja) 半導体素子特性測定装置
JPH0314250A (ja) 半導体装置
JPS58107660A (ja) 集積回路装置とその製造方法
JPS61164237A (ja) 多層プロ−ブカ−ド
JPH0338757B2 (ja)