JPS61237150A - 入出力演算のデータ処理方式 - Google Patents

入出力演算のデータ処理方式

Info

Publication number
JPS61237150A
JPS61237150A JP60078418A JP7841885A JPS61237150A JP S61237150 A JPS61237150 A JP S61237150A JP 60078418 A JP60078418 A JP 60078418A JP 7841885 A JP7841885 A JP 7841885A JP S61237150 A JPS61237150 A JP S61237150A
Authority
JP
Japan
Prior art keywords
data
input
output
processor
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60078418A
Other languages
English (en)
Japanese (ja)
Other versions
JPH051504B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Shigeki Morinaga
茂樹 森永
Mitsuru Watabe
満 渡部
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP60078418A priority Critical patent/JPS61237150A/ja
Priority to US06/850,103 priority patent/US4888685A/en
Publication of JPS61237150A publication Critical patent/JPS61237150A/ja
Publication of JPH051504B2 publication Critical patent/JPH051504B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • G06F13/4077Precharging or discharging

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP60078418A 1985-04-15 1985-04-15 入出力演算のデータ処理方式 Granted JPS61237150A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60078418A JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式
US06/850,103 US4888685A (en) 1985-04-15 1986-04-10 Data conflict prevention for processor with input/output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60078418A JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式

Publications (2)

Publication Number Publication Date
JPS61237150A true JPS61237150A (ja) 1986-10-22
JPH051504B2 JPH051504B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-01-08

Family

ID=13661495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60078418A Granted JPS61237150A (ja) 1985-04-15 1985-04-15 入出力演算のデータ処理方式

Country Status (2)

Country Link
US (1) US4888685A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS61237150A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002208853A (ja) * 2001-01-09 2002-07-26 Mitsubishi Electric Corp タイマ機能を使用したシリアル入出力装置
JP2006195910A (ja) * 2005-01-17 2006-07-27 Denso Corp マイクロコンピュータ

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03111960A (ja) * 1989-09-26 1991-05-13 Mitsubishi Electric Corp ワンチップマイクロコンピュータ
JP2762138B2 (ja) * 1989-11-06 1998-06-04 三菱電機株式会社 メモリコントロールユニット
US5633605A (en) * 1995-05-24 1997-05-27 International Business Machines Corporation Dynamic bus with singular central precharge
JP2022185463A (ja) * 2021-06-02 2022-12-14 ルネサスエレクトロニクス株式会社 半導体装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5582366A (en) * 1978-12-18 1980-06-21 Fujitsu Ltd Multiprocessor system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US32163A (en) * 1861-04-23 Whole
JPS5458122A (en) 1977-10-19 1979-05-10 Hitachi Ltd Electronic controller for internal combustion engine
US4164787A (en) * 1977-11-09 1979-08-14 Bell Telephone Laboratories, Incorporated Multiple microprocessor intercommunication arrangement
US4594661A (en) * 1982-02-22 1986-06-10 International Business Machines Corp. Microword control system utilizing multiplexed programmable logic arrays
DE3319980A1 (de) * 1983-06-01 1984-12-06 Siemens AG, 1000 Berlin und 8000 München Integrierbares busorientiertes uebertragungssystem

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5582366A (en) * 1978-12-18 1980-06-21 Fujitsu Ltd Multiprocessor system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002208853A (ja) * 2001-01-09 2002-07-26 Mitsubishi Electric Corp タイマ機能を使用したシリアル入出力装置
JP2006195910A (ja) * 2005-01-17 2006-07-27 Denso Corp マイクロコンピュータ

Also Published As

Publication number Publication date
US4888685A (en) 1989-12-19
JPH051504B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1993-01-08

Similar Documents

Publication Publication Date Title
US6205509B1 (en) Method for improving interrupt response time
JP2821534B2 (ja) デュアルポートランダムアクセスメモリ装置
US5283872A (en) SCSI device having transfer parameter storage memory blocks which correspond to each apparatus
US4222103A (en) Real time capture registers for data processor
NO321931B1 (no) Mikroprosesseringsenhet som har programm±rbare ventetilstander
JPH06103507B2 (ja) パルス入出力プロセッサ及びそれを用いたマイクロコンピュータ
JPH0354375B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05250305A (ja) データ転送制御方式
JPS6243744A (ja) マイクロコンピユ−タ
JP2661222B2 (ja) パルス出力装置
JPS61237150A (ja) 入出力演算のデータ処理方式
JPH0831241B2 (ja) 周辺制御プロセツサ
WO2001025941A1 (en) Multiprocessor computer systems with command fifo buffer at each target device
US4751632A (en) Data processor having multiple cycle operand cycles
JPS6235142B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
GB2042227A (en) Rear time capture registers for data processor
JPH04109351A (ja) Dmaコントローラ
KR950004227B1 (ko) 정보처리시스템
SU1341636A1 (ru) Устройство дл прерывани программ
JPS6391756A (ja) 記憶装置の部分書き込み命令処理方式
SU1124316A1 (ru) Микро-ЭВМ
JPH05324535A (ja) データ転送装置
JPH0695304B2 (ja) デ−タ処理装置
JPS63188233A (ja) 中央演算処理装置
JPH01265346A (ja) 半導体集積回路