JPS61123967A - メモリ回路 - Google Patents
メモリ回路Info
- Publication number
- JPS61123967A JPS61123967A JP24449684A JP24449684A JPS61123967A JP S61123967 A JPS61123967 A JP S61123967A JP 24449684 A JP24449684 A JP 24449684A JP 24449684 A JP24449684 A JP 24449684A JP S61123967 A JPS61123967 A JP S61123967A
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- register
- block
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24449684A JPS61123967A (ja) | 1984-11-21 | 1984-11-21 | メモリ回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24449684A JPS61123967A (ja) | 1984-11-21 | 1984-11-21 | メモリ回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61123967A true JPS61123967A (ja) | 1986-06-11 |
| JPH0576655B2 JPH0576655B2 (enExample) | 1993-10-25 |
Family
ID=17119528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24449684A Granted JPS61123967A (ja) | 1984-11-21 | 1984-11-21 | メモリ回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61123967A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5996052A (en) * | 1996-08-20 | 1999-11-30 | Sony Corporation | Method and circuit for enabling a clock-synchronized read-modify-write operation on a memory array |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS573141A (en) * | 1980-06-06 | 1982-01-08 | Hitachi Ltd | Memory device for pipeline operation |
| JPS57195374A (en) * | 1981-05-27 | 1982-12-01 | Toko Inc | Sequential access storage device |
-
1984
- 1984-11-21 JP JP24449684A patent/JPS61123967A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS573141A (en) * | 1980-06-06 | 1982-01-08 | Hitachi Ltd | Memory device for pipeline operation |
| JPS57195374A (en) * | 1981-05-27 | 1982-12-01 | Toko Inc | Sequential access storage device |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5996052A (en) * | 1996-08-20 | 1999-11-30 | Sony Corporation | Method and circuit for enabling a clock-synchronized read-modify-write operation on a memory array |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0576655B2 (enExample) | 1993-10-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4740923A (en) | Memory circuit and method of controlling the same | |
| US7512290B2 (en) | Image processing apparatus with SIMD-type microprocessor to perform labeling | |
| JPS61123967A (ja) | メモリ回路 | |
| JPS5960488A (ja) | カラ−グラフイツクメモリのデ−タ書き込み装置 | |
| JPH11338767A (ja) | 画像処理用機能メモリ装置 | |
| JP4723334B2 (ja) | Dma転送システム | |
| JPS59111533A (ja) | デジタルデ−タ演算回路 | |
| JP2950427B2 (ja) | レジスタバンク回路 | |
| JPH09231347A (ja) | 画像処理装置 | |
| KR100264194B1 (ko) | 반도체 메모리 장치 | |
| JPS607676A (ja) | メモリ書込み回路 | |
| JP2515724B2 (ja) | 画像処理装置 | |
| JP2517126B2 (ja) | 半導体記憶装置 | |
| JPS58117068A (ja) | 画像デ−タ処理回路 | |
| JPS60134940A (ja) | 情報処理装置のレジスタ選択方式 | |
| JPS6346581A (ja) | 半導体記憶装置 | |
| JPH05210981A (ja) | 半導体記憶装置 | |
| JPS5862686A (ja) | 画像メモリ装置 | |
| JPH0810443B2 (ja) | メモリ制御回路 | |
| JPH04333953A (ja) | バンクメモリ制御方式 | |
| JPH05128863A (ja) | メモリ制御回路 | |
| JPH02294859A (ja) | パリティビットの記録方式 | |
| JPS59128644A (ja) | シ−ケンス制御回路 | |
| JPH01130692A (ja) | 映像信号記録方法 | |
| JPS61246848A (ja) | 動作履歴記憶回路 |