JPS6074640A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS6074640A JPS6074640A JP58182757A JP18275783A JPS6074640A JP S6074640 A JPS6074640 A JP S6074640A JP 58182757 A JP58182757 A JP 58182757A JP 18275783 A JP18275783 A JP 18275783A JP S6074640 A JPS6074640 A JP S6074640A
- Authority
- JP
- Japan
- Prior art keywords
- oxide film
- film
- layer
- region
- field oxide
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
- H01L21/7621—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region the recessed region having a shape other than rectangular, e.g. rounded or oblique shape
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58182757A JPS6074640A (ja) | 1983-09-30 | 1983-09-30 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58182757A JPS6074640A (ja) | 1983-09-30 | 1983-09-30 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6074640A true JPS6074640A (ja) | 1985-04-26 |
| JPH059942B2 JPH059942B2 (OSRAM) | 1993-02-08 |
Family
ID=16123898
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58182757A Granted JPS6074640A (ja) | 1983-09-30 | 1983-09-30 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6074640A (OSRAM) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6610581B1 (en) | 1999-06-01 | 2003-08-26 | Sanyo Electric Co., Ltd. | Method of forming isolation film in semiconductor device |
| JP2005259775A (ja) * | 2004-03-09 | 2005-09-22 | Oki Electric Ind Co Ltd | 半導体装置及び半導体装置の製造方法 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5345974A (en) * | 1976-10-07 | 1978-04-25 | Nec Corp | Manufacture of semiconductor integrated circuit device |
-
1983
- 1983-09-30 JP JP58182757A patent/JPS6074640A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5345974A (en) * | 1976-10-07 | 1978-04-25 | Nec Corp | Manufacture of semiconductor integrated circuit device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6610581B1 (en) | 1999-06-01 | 2003-08-26 | Sanyo Electric Co., Ltd. | Method of forming isolation film in semiconductor device |
| JP2005259775A (ja) * | 2004-03-09 | 2005-09-22 | Oki Electric Ind Co Ltd | 半導体装置及び半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH059942B2 (OSRAM) | 1993-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3058954B2 (ja) | 絶縁層の上に成長層を有する半導体装置の製造方法 | |
| JP2746225B2 (ja) | 半導体装置及びその製造方法 | |
| JPS63142807A (ja) | 半導体装置の製造方法 | |
| JPH02222161A (ja) | 半導体装置の製造方法 | |
| US5488002A (en) | Method for manufacturing self-aligned bipolar transistors using double diffusion | |
| JPH05235017A (ja) | 半導体装置 | |
| JP2989051B2 (ja) | 炭化シリコンバイポーラ半導体装置およびその製造方法 | |
| JPS6074640A (ja) | 半導体装置の製造方法 | |
| JPS59189677A (ja) | 半導体装置の製造方法 | |
| JPS59108325A (ja) | 半導体装置の製造方法 | |
| JP2518378B2 (ja) | 半導体装置の製造方法 | |
| JP3249101B2 (ja) | Mos半導体装置 | |
| JP3303833B2 (ja) | 半導体装置及びその製造方法 | |
| JP4213298B2 (ja) | 半導体装置の製造方法 | |
| JPH012361A (ja) | 半導体装置の製造方法 | |
| JP3297091B2 (ja) | 半導体装置 | |
| JPH0831468B2 (ja) | 半導体装置の製造方法 | |
| JPS61147550A (ja) | 半導体装置の製造方法 | |
| JPS60137072A (ja) | 接合型電界効果トランジスタの製造方法 | |
| JPS63233566A (ja) | 半導体装置の製造方法 | |
| JPH1079393A (ja) | エピタキシャル成長層を持つシリコンウエハ及びその製造方法ならびにそのウエハを用いた半導体装置 | |
| JPH10303210A (ja) | 半導体集積回路の製造方法 | |
| JPS59112616A (ja) | 半導体装置の製造方法 | |
| JPH0810696B2 (ja) | 半導体装置の製造方法 | |
| JPS59191381A (ja) | Mis型半導体装置およびその製造方法 |