JPS6065625A - マスタスライス型半導体回路装置 - Google Patents
マスタスライス型半導体回路装置Info
- Publication number
- JPS6065625A JPS6065625A JP17448583A JP17448583A JPS6065625A JP S6065625 A JPS6065625 A JP S6065625A JP 17448583 A JP17448583 A JP 17448583A JP 17448583 A JP17448583 A JP 17448583A JP S6065625 A JPS6065625 A JP S6065625A
- Authority
- JP
- Japan
- Prior art keywords
- area
- type semiconductor
- slice type
- circuit
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17448583A JPS6065625A (ja) | 1983-09-21 | 1983-09-21 | マスタスライス型半導体回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17448583A JPS6065625A (ja) | 1983-09-21 | 1983-09-21 | マスタスライス型半導体回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6065625A true JPS6065625A (ja) | 1985-04-15 |
| JPH0414808B2 JPH0414808B2 (enExample) | 1992-03-16 |
Family
ID=15979303
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17448583A Granted JPS6065625A (ja) | 1983-09-21 | 1983-09-21 | マスタスライス型半導体回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6065625A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61263241A (ja) * | 1985-05-17 | 1986-11-21 | Matsushita Electronics Corp | ゲ−トアレイ |
| US5401989A (en) * | 1992-07-06 | 1995-03-28 | Fujitsu Limited | Semiconductor device having a basic cell region and an I/O cell region defined on a surface thereof |
| US6426645B1 (en) | 1999-01-08 | 2002-07-30 | Seiko Epson Corporation | Semiconductor device that fixes a potential on an input signal wiring |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5835963A (ja) * | 1981-08-28 | 1983-03-02 | Fujitsu Ltd | 集積回路装置 |
-
1983
- 1983-09-21 JP JP17448583A patent/JPS6065625A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5835963A (ja) * | 1981-08-28 | 1983-03-02 | Fujitsu Ltd | 集積回路装置 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61263241A (ja) * | 1985-05-17 | 1986-11-21 | Matsushita Electronics Corp | ゲ−トアレイ |
| US5401989A (en) * | 1992-07-06 | 1995-03-28 | Fujitsu Limited | Semiconductor device having a basic cell region and an I/O cell region defined on a surface thereof |
| US6426645B1 (en) | 1999-01-08 | 2002-07-30 | Seiko Epson Corporation | Semiconductor device that fixes a potential on an input signal wiring |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0414808B2 (enExample) | 1992-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2723926B2 (ja) | プログラマブル・ロジツク・デバイス | |
| JPS6053965B2 (ja) | 論理アレイ装置 | |
| Choi et al. | Graph bipartization and via minimization | |
| US7557611B2 (en) | Block level routing architecture in a field programmable gate array | |
| JPH06334368A (ja) | 大量の信号を相互連結するための切替ミッドプレーン及び相互連結装置 | |
| JPS63308343A (ja) | 半導体集積回路 | |
| EP0072674A2 (en) | A semiconductor device having a gate array structure | |
| JPS6065625A (ja) | マスタスライス型半導体回路装置 | |
| JPS59161839A (ja) | 配線アレイチツプ | |
| JPS59165436A (ja) | 半導体集積回路装置 | |
| JPH0645565A (ja) | 集積回路装置 | |
| JPH04127556A (ja) | 半導体集積回路 | |
| JPH0493047A (ja) | 半導体集積回路装置 | |
| JPH0360143A (ja) | 半導体集積回路 | |
| JPS61258465A (ja) | ワンチツプ・マイクロ・コンピユ−タ | |
| JPS59156025A (ja) | 半導体集積回路 | |
| JPS63114142A (ja) | システムlsi | |
| JPS6233441A (ja) | 半導体集積回路 | |
| JP2006147610A (ja) | I/oセル及び半導体装置 | |
| JPH01152642A (ja) | 半導体集積回路 | |
| JPH0793356B2 (ja) | 論理集積回路 | |
| JPH05267624A (ja) | 半導体集積回路装置 | |
| JPH0244752A (ja) | ゲートアレイ方式の半導体集積回路 | |
| JPS62122145A (ja) | マスタスライス方式lsi | |
| JPH0560666B2 (enExample) |