JPS6063651A - 記憶装置 - Google Patents
記憶装置Info
- Publication number
- JPS6063651A JPS6063651A JP58171700A JP17170083A JPS6063651A JP S6063651 A JPS6063651 A JP S6063651A JP 58171700 A JP58171700 A JP 58171700A JP 17170083 A JP17170083 A JP 17170083A JP S6063651 A JPS6063651 A JP S6063651A
- Authority
- JP
- Japan
- Prior art keywords
- memory cell
- cell array
- address
- memory
- cell arrays
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/06—Address interface arrangements, e.g. address buffers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/004—Error avoidance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58171700A JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58171700A JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6063651A true JPS6063651A (ja) | 1985-04-12 |
| JPS6233625B2 JPS6233625B2 (enExample) | 1987-07-22 |
Family
ID=15928056
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58171700A Granted JPS6063651A (ja) | 1983-09-17 | 1983-09-17 | 記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6063651A (enExample) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0321140U (enExample) * | 1989-07-11 | 1991-03-01 | ||
| WO2014083811A1 (ja) * | 2012-11-30 | 2014-06-05 | 学校法人中央大学 | 半導体記憶装置およびその制御方法 |
| JP2016514327A (ja) * | 2013-03-11 | 2016-05-19 | インテル・コーポレーション | 訂正不可能なメモリエラーの低減 |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0648325U (ja) * | 1992-12-08 | 1994-06-28 | 矢崎総業株式会社 | ワイヤーハーネス用プロテクタ |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5298433A (en) * | 1976-02-16 | 1977-08-18 | Hitachi Ltd | Semiconductor memory |
| JPS52104023A (en) * | 1976-02-27 | 1977-09-01 | Hitachi Ltd | Information processing unit |
| JPS5395532A (en) * | 1977-02-01 | 1978-08-21 | Nec Corp | Error correction system for read only memory unit |
| JPS5570997A (en) * | 1978-11-18 | 1980-05-28 | Nec Corp | Error bit check system for read only memory |
-
1983
- 1983-09-17 JP JP58171700A patent/JPS6063651A/ja active Granted
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5298433A (en) * | 1976-02-16 | 1977-08-18 | Hitachi Ltd | Semiconductor memory |
| JPS52104023A (en) * | 1976-02-27 | 1977-09-01 | Hitachi Ltd | Information processing unit |
| JPS5395532A (en) * | 1977-02-01 | 1978-08-21 | Nec Corp | Error correction system for read only memory unit |
| JPS5570997A (en) * | 1978-11-18 | 1980-05-28 | Nec Corp | Error bit check system for read only memory |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0321140U (enExample) * | 1989-07-11 | 1991-03-01 | ||
| WO2014083811A1 (ja) * | 2012-11-30 | 2014-06-05 | 学校法人中央大学 | 半導体記憶装置およびその制御方法 |
| JPWO2014083811A1 (ja) * | 2012-11-30 | 2017-01-05 | 学校法人 中央大学 | 半導体記憶装置およびその制御方法 |
| US9684464B2 (en) | 2012-11-30 | 2017-06-20 | Chuo University | Semiconductor storage device and control method for same |
| JP2016514327A (ja) * | 2013-03-11 | 2016-05-19 | インテル・コーポレーション | 訂正不可能なメモリエラーの低減 |
| JP2017117480A (ja) * | 2013-03-11 | 2017-06-29 | インテル・コーポレーション | 訂正不可能なメモリエラーの低減 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6233625B2 (enExample) | 1987-07-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR960000681B1 (ko) | 반도체메모리장치 및 그 메모리쎌 어레이 배열방법 | |
| JPH0644796A (ja) | 列冗長性と局所的に配置された列冗長性制御信号とを持つメモリ | |
| US7808847B2 (en) | Memory repair circuit and repairable pseudo-dual port static random access memory | |
| CN1182536C (zh) | 用于半导体存储器的并行冗余方法和装置 | |
| US5930183A (en) | Semiconductor memory device | |
| EP1398796B1 (en) | Dedicated redundancy circuits for different operations in a flash memory device and methods of operating the same | |
| KR900007741B1 (ko) | 반도체 기억장치 | |
| US5386387A (en) | Semiconductor memory device including additional memory cell block having irregular memory cell arrangement | |
| JP3215919B2 (ja) | メモリ管理 | |
| US11450404B1 (en) | Memory device including redundancy mats | |
| KR20200049564A (ko) | 메모리 위치에 액세스하기 위한 장치 및 방법 | |
| JPS6063651A (ja) | 記憶装置 | |
| TWI689935B (zh) | 具糾錯電路的記憶體 | |
| KR100384610B1 (ko) | 집적회로랜덤액세스메모리 | |
| US6407961B1 (en) | Dual access memory array | |
| JPH0997498A (ja) | 読み出し専用半導体記憶装置 | |
| US7146456B2 (en) | Memory device with a flexible reduced density option | |
| JPS58125299A (ja) | 冗長度を有するメモリ装置 | |
| JP3606567B2 (ja) | Sram装置 | |
| JP3223524B2 (ja) | 半導体記憶装置 | |
| JPH0520893A (ja) | 半導体集積回路 | |
| US6188632B1 (en) | Dual access memory array | |
| JPH02800B2 (enExample) | ||
| JPH11177059A (ja) | 半導体メモリ装置 | |
| JPS5911999B2 (ja) | 記憶装置のブロツク切替方式 |