JPS6051318A - Cmosシユミツト回路 - Google Patents
Cmosシユミツト回路Info
- Publication number
- JPS6051318A JPS6051318A JP58159248A JP15924883A JPS6051318A JP S6051318 A JPS6051318 A JP S6051318A JP 58159248 A JP58159248 A JP 58159248A JP 15924883 A JP15924883 A JP 15924883A JP S6051318 A JPS6051318 A JP S6051318A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- transistor
- potential
- vcc
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
- H03K19/09482—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors using a combination of enhancement and depletion transistors
- H03K19/09485—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors using a combination of enhancement and depletion transistors with active depletion transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58159248A JPS6051318A (ja) | 1983-08-31 | 1983-08-31 | Cmosシユミツト回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58159248A JPS6051318A (ja) | 1983-08-31 | 1983-08-31 | Cmosシユミツト回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6051318A true JPS6051318A (ja) | 1985-03-22 |
| JPH028486B2 JPH028486B2 (enrdf_load_stackoverflow) | 1990-02-26 |
Family
ID=15689589
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58159248A Granted JPS6051318A (ja) | 1983-08-31 | 1983-08-31 | Cmosシユミツト回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6051318A (enrdf_load_stackoverflow) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100711108B1 (ko) | 2004-07-16 | 2007-04-24 | 삼성전자주식회사 | 레벨 쉬프터 및 레벨 쉬프팅 방법 |
-
1983
- 1983-08-31 JP JP58159248A patent/JPS6051318A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100711108B1 (ko) | 2004-07-16 | 2007-04-24 | 삼성전자주식회사 | 레벨 쉬프터 및 레벨 쉬프팅 방법 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH028486B2 (enrdf_load_stackoverflow) | 1990-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3107545B2 (ja) | 低電力cmos回路 | |
| JPS6051318A (ja) | Cmosシユミツト回路 | |
| JP2001127615A (ja) | 分割レベル論理回路 | |
| CN109283965A (zh) | 一种低压降镜像电流源电路 | |
| JPH04357710A (ja) | 論理回路 | |
| JPS62103719A (ja) | 基準電圧発生回路 | |
| JPH0284761A (ja) | 基準電圧発生回路 | |
| JPS632193A (ja) | センスアンプ回路 | |
| JPS60205264A (ja) | 電圧比較回路 | |
| JPH04178018A (ja) | Cmosディジタル集積回路 | |
| JPS62242418A (ja) | 入力パツフア回路 | |
| TWM628475U (zh) | 低功耗高性能電位轉換電路 | |
| JPS5910090B2 (ja) | 出力ドライバ−回路 | |
| CN116054813A (zh) | 电平转换电路 | |
| JPH0199319A (ja) | 入力回路 | |
| JPS61126814A (ja) | スイツチトキヤパシタフイルタ | |
| JPS6236848A (ja) | 半導体集積回路の内部電源電圧発生回路 | |
| JPH0514166A (ja) | Cmos論理回路 | |
| JPS5923653B2 (ja) | インバ−タ回路 | |
| JPS6272019A (ja) | 基準電圧発生回路 | |
| JPS6012816A (ja) | Cmosコンパレ−タ | |
| JPS62200821A (ja) | 半導体集積回路 | |
| JPS58196727A (ja) | 論理回路 | |
| JPS6290020A (ja) | 半導体集積回路 | |
| JPS6377213A (ja) | シユミツトトリガ回路 |