JPS6019821B2 - シリアルデ−タ受信方式 - Google Patents

シリアルデ−タ受信方式

Info

Publication number
JPS6019821B2
JPS6019821B2 JP13399879A JP13399879A JPS6019821B2 JP S6019821 B2 JPS6019821 B2 JP S6019821B2 JP 13399879 A JP13399879 A JP 13399879A JP 13399879 A JP13399879 A JP 13399879A JP S6019821 B2 JPS6019821 B2 JP S6019821B2
Authority
JP
Japan
Prior art keywords
data
address
buffer
interrupt
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP13399879A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5657351A (en
Inventor
莞爾 金井
はるか 中村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP13399879A priority Critical patent/JPS6019821B2/ja
Priority to DE19803039306 priority patent/DE3039306C2/de
Publication of JPS5657351A publication Critical patent/JPS5657351A/ja
Publication of JPS6019821B2 publication Critical patent/JPS6019821B2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol
JP13399879A 1979-10-17 1979-10-17 シリアルデ−タ受信方式 Expired JPS6019821B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP13399879A JPS6019821B2 (ja) 1979-10-17 1979-10-17 シリアルデ−タ受信方式
DE19803039306 DE3039306C2 (de) 1979-10-17 1980-10-17 Einrichtung für den Empfang von asynchron und bitweise seriell übertragenen Daten

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13399879A JPS6019821B2 (ja) 1979-10-17 1979-10-17 シリアルデ−タ受信方式

Publications (2)

Publication Number Publication Date
JPS5657351A JPS5657351A (en) 1981-05-19
JPS6019821B2 true JPS6019821B2 (ja) 1985-05-18

Family

ID=15117986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13399879A Expired JPS6019821B2 (ja) 1979-10-17 1979-10-17 シリアルデ−タ受信方式

Country Status (2)

Country Link
JP (1) JPS6019821B2 (de)
DE (1) DE3039306C2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60551A (ja) * 1983-06-16 1985-01-05 Hitachi Ltd 自動車用データ伝送システム
US4912723A (en) * 1984-06-28 1990-03-27 Westinghouse Electric Corp. Multipurpose digital IC for communication and control network
FR2568035B1 (fr) * 1984-07-17 1989-06-02 Sagem Procede d'interconnexion de microprocesseurs
DE3624665A1 (de) * 1986-07-22 1988-01-28 Bosch Gmbh Robert Schaltungsanordnung zum ein- und ausschalten unterschiedlicher elektrischer verbraucher
JP2578773B2 (ja) * 1986-09-01 1997-02-05 日本電気株式会社 シリアルデ−タ転送装置
JPH0748732B2 (ja) * 1987-05-19 1995-05-24 シャープ株式会社 シリアル通信システム
FR2773657B1 (fr) * 1998-01-14 2001-12-28 Sgs Thomson Microelectronics Procede de communication avec controle de coherence et dispositif pour sa mise en oeuvre

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6046585B2 (ja) * 1979-03-06 1985-10-16 株式会社リコー シリアル・デ−タ伝送方式

Also Published As

Publication number Publication date
DE3039306C2 (de) 1986-08-14
JPS5657351A (en) 1981-05-19
DE3039306A1 (de) 1981-05-07

Similar Documents

Publication Publication Date Title
US5374926A (en) Communications circuit having an interface for external address decoding
US5019966A (en) Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
EP0393319A3 (de) Bus-zu-Bus-Umsetzer
JPH0795231A (ja) Ｌａｎ間接続装置
US4345325A (en) Message-interchange circuitry for microprocessors linked by synchronous communication network
JPH02140863A (ja) 分散型エディタにおける端末側エディタのテキスト送信方式
JPH03104459A (ja) データ通信装置
JPS6019821B2 (ja) シリアルデ−タ受信方式
US5228129A (en) Synchronous communication interface for reducing the effect of data processor latency
JPS6136860A (ja) マイクロプロセツサの相互接続方法
JPS6359042A (ja) 通信インタ−フエイス装置
US5400332A (en) Communication system between communication cards mounted separately in shelves
US5790893A (en) Segmented concurrent receive/transfer interface using shared RAM storage
US5481753A (en) I/O device having identification register and data register where identification register indicates output from the data register to be an identifier or normal data
EP0829095B1 (de) Verfahren und vorrichtung zur reduzierung der latenzzeit in einer schnittstelle mittels überlappender paketübertragung
US6178462B1 (en) Protocol for using a PCI interface for connecting networks
JPH11242651A (ja) インターフェース
JP2764590B2 (ja) 信号中継装置
JPH0624395B2 (ja) データ通信装置
JP2953362B2 (ja) Ｌａｎのスイッチング装置
JPS5999841A (ja) コ−ド受信装置
JPH07110018B2 (ja) シリアル通信装置
JP2636003B2 (ja) データ転送制御装置
JPH023345B2 (de)
JPS6130300B2 (de)