JPS6014348A - スキヤンレジスタ構成方法 - Google Patents
スキヤンレジスタ構成方法Info
- Publication number
- JPS6014348A JPS6014348A JP58120567A JP12056783A JPS6014348A JP S6014348 A JPS6014348 A JP S6014348A JP 58120567 A JP58120567 A JP 58120567A JP 12056783 A JP12056783 A JP 12056783A JP S6014348 A JPS6014348 A JP S6014348A
- Authority
- JP
- Japan
- Prior art keywords
- register
- flip
- output
- clock
- scan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 3
- 238000010276 construction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58120567A JPS6014348A (ja) | 1983-07-01 | 1983-07-01 | スキヤンレジスタ構成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58120567A JPS6014348A (ja) | 1983-07-01 | 1983-07-01 | スキヤンレジスタ構成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6014348A true JPS6014348A (ja) | 1985-01-24 |
JPS633342B2 JPS633342B2 (enrdf_load_stackoverflow) | 1988-01-22 |
Family
ID=14789498
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58120567A Granted JPS6014348A (ja) | 1983-07-01 | 1983-07-01 | スキヤンレジスタ構成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6014348A (enrdf_load_stackoverflow) |
-
1983
- 1983-07-01 JP JP58120567A patent/JPS6014348A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS633342B2 (enrdf_load_stackoverflow) | 1988-01-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4799004A (en) | Transfer circuit for operation test of LSI systems | |
JP2642671B2 (ja) | ディジタルクロスバースイッチ | |
US4876704A (en) | Logic integrated circuit for scan path system | |
JPS6014348A (ja) | スキヤンレジスタ構成方法 | |
JPH01110274A (ja) | 試験回路 | |
JPH01132979A (ja) | テスト機能付電子回路 | |
JPH05134007A (ja) | 半導体集積論理回路 | |
JP2514989B2 (ja) | 順序回路 | |
JP2536135B2 (ja) | シリアル/パラレル変換回路 | |
JPH02234087A (ja) | デジタル論理ブロックのテスト回路 | |
JPH06324113A (ja) | 半導体集積回路 | |
JPH0653819A (ja) | 同期式カウンタ | |
JPH0690265B2 (ja) | テスト回路 | |
JPH02296413A (ja) | データ選択回路 | |
JPH04168381A (ja) | 半導体集積回路装置 | |
JPS63266917A (ja) | 双方向dフリツプフロツプ | |
JPS62165162A (ja) | 論理回路テスト回路 | |
JPH06148291A (ja) | バウンダリスキャンレジスタ | |
JPH03203099A (ja) | シフトレジスタ | |
JPH06112812A (ja) | バイナリ・カウンタ | |
JPH0192675A (ja) | 集積回路 | |
JPH0628151A (ja) | シリアルデータのパラレルラッチ回路 | |
JPH0293736A (ja) | 半導体集積論理回路 | |
JPH05243918A (ja) | フリップ・フロップ | |
JPS61122748A (ja) | 演算lsi |