JPS5922427A - 累算装置 - Google Patents
累算装置Info
- Publication number
- JPS5922427A JPS5922427A JP13181082A JP13181082A JPS5922427A JP S5922427 A JPS5922427 A JP S5922427A JP 13181082 A JP13181082 A JP 13181082A JP 13181082 A JP13181082 A JP 13181082A JP S5922427 A JPS5922427 A JP S5922427A
- Authority
- JP
- Japan
- Prior art keywords
- adder
- bit
- receives
- cumulative sum
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13181082A JPS5922427A (ja) | 1982-07-28 | 1982-07-28 | 累算装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13181082A JPS5922427A (ja) | 1982-07-28 | 1982-07-28 | 累算装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5922427A true JPS5922427A (ja) | 1984-02-04 |
| JPS6410966B2 JPS6410966B2 (enrdf_load_stackoverflow) | 1989-02-22 |
Family
ID=15066636
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13181082A Granted JPS5922427A (ja) | 1982-07-28 | 1982-07-28 | 累算装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5922427A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS617715A (ja) * | 1984-06-22 | 1986-01-14 | Sony Corp | デイジタルフイルタ |
| JPS617716A (ja) * | 1984-06-22 | 1986-01-14 | Sony Corp | デイジタルフイルタ |
| JPS6387930U (enrdf_load_stackoverflow) * | 1986-06-26 | 1988-06-08 |
-
1982
- 1982-07-28 JP JP13181082A patent/JPS5922427A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS617715A (ja) * | 1984-06-22 | 1986-01-14 | Sony Corp | デイジタルフイルタ |
| JPS617716A (ja) * | 1984-06-22 | 1986-01-14 | Sony Corp | デイジタルフイルタ |
| JPS6387930U (enrdf_load_stackoverflow) * | 1986-06-26 | 1988-06-08 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6410966B2 (enrdf_load_stackoverflow) | 1989-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4633386A (en) | Digital signal processor | |
| US3665171A (en) | Nonrecursive digital filter apparatus employing delayedadd configuration | |
| JPH04245712A (ja) | ディジタルフィルタ | |
| EP0146963A2 (en) | Iir digital filter | |
| EP0693236B1 (en) | Method and arrangement in a transposed digital fir filter for multiplying a binary input signal with tap coefficients and a method for designing a transposed digital filter | |
| JPS5922427A (ja) | 累算装置 | |
| JPH082014B2 (ja) | 多段デジタル・フィルタ | |
| JPS60114020A (ja) | 非巡回型デジタルフィルタ回路 | |
| JPH05291880A (ja) | ディジタル・フィルタ | |
| NO160750B (no) | Anordning for digi kontinuerlige bi tstroemmer. | |
| US5886914A (en) | Filter circuit with reduced number of delay elements and adders | |
| JP3097599B2 (ja) | ディジタルフィルタ | |
| JPS6015769A (ja) | デイジタル信号処理回路 | |
| JPS6222178A (ja) | 2つの複素数の乗算のための乗算器 | |
| JPS63103509A (ja) | デジタルフイルタ | |
| JPS59194242A (ja) | ディジタル乗算累積加算装置 | |
| JP2617591B2 (ja) | シリアル演算回路 | |
| JPS6338739B2 (enrdf_load_stackoverflow) | ||
| JPS6118212A (ja) | デイジタルフイルタ | |
| JPH0773022A (ja) | ディジタル信号処理方法及びその装置 | |
| JPH0435417A (ja) | オーバーサンプルアナログ/ディジタル変換器 | |
| JPH0342729B2 (enrdf_load_stackoverflow) | ||
| JPS5990419A (ja) | 2次のデイジタル全域通過回路 | |
| JPH0716145B2 (ja) | ディジタルトランスバーサルフィルタ | |
| JPH01261014A (ja) | ディジタル信号処理回路 |