JPS6338739B2 - - Google Patents

Info

Publication number
JPS6338739B2
JPS6338739B2 JP55060912A JP6091280A JPS6338739B2 JP S6338739 B2 JPS6338739 B2 JP S6338739B2 JP 55060912 A JP55060912 A JP 55060912A JP 6091280 A JP6091280 A JP 6091280A JP S6338739 B2 JPS6338739 B2 JP S6338739B2
Authority
JP
Japan
Prior art keywords
input
output
cell
multiplier
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55060912A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56157533A (en
Inventor
Akira Kanemasa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP6091280A priority Critical patent/JPS56157533A/ja
Publication of JPS56157533A publication Critical patent/JPS56157533A/ja
Publication of JPS6338739B2 publication Critical patent/JPS6338739B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/5443—Sum of products
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP6091280A 1980-05-08 1980-05-08 Pipeline multiplier Granted JPS56157533A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6091280A JPS56157533A (en) 1980-05-08 1980-05-08 Pipeline multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6091280A JPS56157533A (en) 1980-05-08 1980-05-08 Pipeline multiplier

Publications (2)

Publication Number Publication Date
JPS56157533A JPS56157533A (en) 1981-12-04
JPS6338739B2 true JPS6338739B2 (enrdf_load_stackoverflow) 1988-08-02

Family

ID=13156055

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6091280A Granted JPS56157533A (en) 1980-05-08 1980-05-08 Pipeline multiplier

Country Status (1)

Country Link
JP (1) JPS56157533A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5841532B2 (ja) * 1975-03-13 1983-09-13 日本電気株式会社 セキワケイサンカイロ

Also Published As

Publication number Publication date
JPS56157533A (en) 1981-12-04

Similar Documents

Publication Publication Date Title
US7395304B2 (en) Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic
Sam et al. A generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations
US4967388A (en) Truncated product partial canonical signed digit multiplier
JPS6053329B2 (ja) 加算装置
Owens et al. A VLSI chip for the Winograd/prime factor algorithm to compute the discrete Fourier transform
EP0685127A1 (en) Calculation of a scalar product in a direct-type fir filter
CA1332196C (en) Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
US4366549A (en) Multiplier with index transforms modulo a prime or modulo a fermat prime and the fermat prime less one
US4346451A (en) Dual moduli exponent transform type high speed multiplication system
EP0416308A2 (en) Rectangular array signed digit multiplier
JPS595350A (ja) 組合わせ乗算器
US5862068A (en) Arithmetic circuit for calculating a square-root of a sum of squares
CA2530015C (en) Division and square root arithmetic unit
JPH04205026A (ja) 除算回路
JP3537378B2 (ja) 加算器および集積回路
JPH0312738B2 (enrdf_load_stackoverflow)
US4788654A (en) Device for real time processing of digital signals by convolution
Pekmestzi et al. Long unsigned number systolic serial multipliers and squarers
JPS6338739B2 (enrdf_load_stackoverflow)
JPH10509011A (ja) 改良されたディジタルフィルタ
KR19990074385A (ko) 부동소수점 곱셈기에서 반올림과 덧셈을 동시에 수행하는 장치및 방법
JPH0519170B2 (enrdf_load_stackoverflow)
US7124162B2 (en) Adder tree structure digital signal processor system and method
Iyer et al. Generalised algorithm for multiplying binary numbers via vedic mathematics
JPH04172526A (ja) 浮動小数点除算器