JPS59210583A - メモリの出力制御方式 - Google Patents
メモリの出力制御方式Info
- Publication number
- JPS59210583A JPS59210583A JP58083560A JP8356083A JPS59210583A JP S59210583 A JPS59210583 A JP S59210583A JP 58083560 A JP58083560 A JP 58083560A JP 8356083 A JP8356083 A JP 8356083A JP S59210583 A JPS59210583 A JP S59210583A
- Authority
- JP
- Japan
- Prior art keywords
- output
- memory
- signal
- circuit
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 5
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 1
- 101000685663 Homo sapiens Sodium/nucleoside cotransporter 1 Proteins 0.000 description 1
- 102100023116 Sodium/nucleoside cotransporter 1 Human genes 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58083560A JPS59210583A (ja) | 1983-05-13 | 1983-05-13 | メモリの出力制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58083560A JPS59210583A (ja) | 1983-05-13 | 1983-05-13 | メモリの出力制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59210583A true JPS59210583A (ja) | 1984-11-29 |
JPS641875B2 JPS641875B2 (enrdf_load_stackoverflow) | 1989-01-12 |
Family
ID=13805894
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58083560A Granted JPS59210583A (ja) | 1983-05-13 | 1983-05-13 | メモリの出力制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59210583A (enrdf_load_stackoverflow) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS553037A (en) * | 1978-06-20 | 1980-01-10 | Nec Corp | Input/output processor |
JPS56152025A (en) * | 1980-04-23 | 1981-11-25 | Mitsubishi Electric Corp | Data selecting circuit |
-
1983
- 1983-05-13 JP JP58083560A patent/JPS59210583A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS553037A (en) * | 1978-06-20 | 1980-01-10 | Nec Corp | Input/output processor |
JPS56152025A (en) * | 1980-04-23 | 1981-11-25 | Mitsubishi Electric Corp | Data selecting circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS641875B2 (enrdf_load_stackoverflow) | 1989-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2778222B2 (ja) | 半導体集積回路装置 | |
EP0463775B1 (en) | Multiple speed expansion card | |
EP0408353A2 (en) | Semiconductor integrated circuit | |
JPS5454540A (en) | Data buscontrol system | |
JPS6043546B2 (ja) | デ−タ転送異常処理方式 | |
US4180855A (en) | Direct memory access expander unit for use with a microprocessor | |
JPS59210583A (ja) | メモリの出力制御方式 | |
JPS6248846B2 (enrdf_load_stackoverflow) | ||
KR100237298B1 (ko) | 인터럽트 신호 발생 제어 장치 | |
KR940003320B1 (ko) | 마이크로 프로세서에 있어 동작 안정화 회로 및 방법 | |
JPS5835626A (ja) | バス争奪制御方式 | |
JPH09311812A (ja) | マイクロコンピュータ | |
KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 | |
KR950000399Y1 (ko) | 멀티프로세서 시스템의 듀얼포트 메모리 억세스 제어회로 | |
JP2637276B2 (ja) | トレーサ | |
KR930003448B1 (ko) | 듀얼 포트 메모리 중재회로 | |
JPH0581445A (ja) | マイクロコンピユータlsi | |
JPH0355614A (ja) | 電子機器 | |
JPS55134443A (en) | Data processing unit | |
JPS6214866B2 (enrdf_load_stackoverflow) | ||
JPH01193911A (ja) | データ処理装置 | |
JPH02171812A (ja) | ウエイトステイト機能を持たないプロセッサの高速化回路 | |
JPS62296637A (ja) | シリアルデ−タの受信装置 | |
JPS6365555A (ja) | 電子機器 | |
JPS60117847A (ja) | デ−タ制御回路 |