JPS55134443A - Data processing unit - Google Patents
Data processing unitInfo
- Publication number
- JPS55134443A JPS55134443A JP4070279A JP4070279A JPS55134443A JP S55134443 A JPS55134443 A JP S55134443A JP 4070279 A JP4070279 A JP 4070279A JP 4070279 A JP4070279 A JP 4070279A JP S55134443 A JPS55134443 A JP S55134443A
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- units
- write
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE: To write to a memory unit in high-speed by making a local memory unit duplex and by shifting the write timing of respective memory units.
CONSTITUTION: Data read from duplex local memory units 1 and 2 are applied to operation circuit 8 through A register 6 and B register 7, and the operation result in circuit 8 is written in units 1 and 2 again. Master/slave switching circuit 10 which performs switching control of units 1 and 2 with one as the master system and the other as the slave system is connected to this data processing unit; and when data is written in units 1 and 2, the write timing of the slave system is delayed for the master system by approximately half machine cycle by the command from circuit 10 to write data from data register 9 to the master system first. In case of data read, data from the master system is selected in selection circuit 5 by indication of circuit 10 and is output to register 6 or 7. Then, only when an error is detected in the operation result dependent upon circuit 8, data is written to the slave system, thus making write to the memory unit high-speed.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4070279A JPS55134443A (en) | 1979-04-04 | 1979-04-04 | Data processing unit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4070279A JPS55134443A (en) | 1979-04-04 | 1979-04-04 | Data processing unit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55134443A true JPS55134443A (en) | 1980-10-20 |
JPS616408B2 JPS616408B2 (en) | 1986-02-26 |
Family
ID=12587898
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4070279A Granted JPS55134443A (en) | 1979-04-04 | 1979-04-04 | Data processing unit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55134443A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6368924A (en) * | 1986-09-10 | 1988-03-28 | Fujitsu Ltd | System for controlling data processing of microprocessor |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0357104U (en) * | 1989-10-06 | 1991-05-31 |
-
1979
- 1979-04-04 JP JP4070279A patent/JPS55134443A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6368924A (en) * | 1986-09-10 | 1988-03-28 | Fujitsu Ltd | System for controlling data processing of microprocessor |
Also Published As
Publication number | Publication date |
---|---|
JPS616408B2 (en) | 1986-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5454540A (en) | Data buscontrol system | |
JPS5321542A (en) | Error data memory circuit | |
JPS55134443A (en) | Data processing unit | |
JPS55134442A (en) | Data transfer unit | |
JPS57125427A (en) | Circuit for transmitting simultaneously command signal | |
JPS5549073A (en) | Memory unit | |
JPS5333546A (en) | Communication control unit | |
JPS5694596A (en) | Memory control system | |
JPS5584099A (en) | Memory device | |
JPS57164338A (en) | Selection circuit for priority | |
JPS5384437A (en) | Control system for test pattern generation | |
JPS55122216A (en) | Magnetic card read/write control unit | |
JPS54105437A (en) | Memory fault detection system | |
JPS55163677A (en) | Memory read control system | |
JPS569826A (en) | Channel controller | |
JPS5467179A (en) | Control system | |
JPS57193847A (en) | Memory bank dividing circuit | |
JPS5543615A (en) | Multiple channel control system | |
JPS5483731A (en) | Information processor of microprogram control | |
JPS5622157A (en) | Process system multiplexing system | |
GB1547628A (en) | Data processing systems | |
JPS5361236A (en) | Memory access control system | |
JPS5447538A (en) | Channel device | |
JPS5566042A (en) | Memory control circuit | |
JPS5487131A (en) | Data processor |