JPS6248846B2 - - Google Patents
Info
- Publication number
- JPS6248846B2 JPS6248846B2 JP57020913A JP2091382A JPS6248846B2 JP S6248846 B2 JPS6248846 B2 JP S6248846B2 JP 57020913 A JP57020913 A JP 57020913A JP 2091382 A JP2091382 A JP 2091382A JP S6248846 B2 JPS6248846 B2 JP S6248846B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- initial value
- reset signal
- signal
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/22—Means for limiting or controlling the pin/gate ratio
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Semiconductor Integrated Circuits (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57020913A JPS58139226A (ja) | 1982-02-12 | 1982-02-12 | 大規模集積回路における初期値設定方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57020913A JPS58139226A (ja) | 1982-02-12 | 1982-02-12 | 大規模集積回路における初期値設定方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58139226A JPS58139226A (ja) | 1983-08-18 |
JPS6248846B2 true JPS6248846B2 (enrdf_load_stackoverflow) | 1987-10-15 |
Family
ID=12040458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57020913A Granted JPS58139226A (ja) | 1982-02-12 | 1982-02-12 | 大規模集積回路における初期値設定方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58139226A (enrdf_load_stackoverflow) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4628480A (en) * | 1983-10-07 | 1986-12-09 | United Technologies Automotive, Inc. | Arrangement for optimized utilization of I/O pins |
JPS6083165A (ja) * | 1983-10-14 | 1985-05-11 | Hitachi Ltd | 動作モ−ド設定方式 |
US4757870A (en) * | 1985-02-20 | 1988-07-19 | Nissan Motor Co., Ltd. | Four wheel drive system having driving force distribution control responsive to front and rear wheel speed difference |
JPS61191431A (ja) * | 1985-02-20 | 1986-08-26 | Nissan Motor Co Ltd | 4輪駆動車の駆動力配分制御装置 |
JPS62155438A (ja) * | 1985-12-27 | 1987-07-10 | Noritsu Co Ltd | ガス器具等の制御装置 |
JPS62155439A (ja) * | 1985-12-27 | 1987-07-10 | Noritsu Co Ltd | ガス器具等の制御装置 |
JPS6361042U (enrdf_load_stackoverflow) * | 1986-10-09 | 1988-04-22 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5930306B2 (ja) * | 1976-10-27 | 1984-07-26 | テキサス・インスツルメンツ・インコ−ポレイテツド | 電子マイクロプロセツサ |
JPS5826050B2 (ja) * | 1979-09-06 | 1983-05-31 | 三洋電機株式会社 | 電子計算機システムの初期設定方式 |
-
1982
- 1982-02-12 JP JP57020913A patent/JPS58139226A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58139226A (ja) | 1983-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100288038B1 (ko) | 초대규모집적에 적합한 파이프라인 반도체장치 | |
US5418933A (en) | Bidirectional tri-state data bus buffer control circuit for delaying direction switching at I/O pins of semiconductor integrated circuit | |
US4309755A (en) | Computer input/output arrangement for enabling a simultaneous read/write data transfer | |
US4835414A (en) | Flexible, reconfigurable terminal pin | |
US5416919A (en) | Semiconductor integrated circuit with functional blocks capable of being individually tested externally | |
EP0266790B1 (en) | Serial bus interface capable of transferring data in different formats | |
JPS6248846B2 (enrdf_load_stackoverflow) | ||
US5291080A (en) | Integrated circuit device having tristate input buffer for reducing internal power use | |
JPH10154021A (ja) | クロック切換装置およびクロック切換方法 | |
JPH0636054A (ja) | ワンチップマイクロコンピュータ | |
JPS6155300B2 (enrdf_load_stackoverflow) | ||
JP2575895B2 (ja) | 集積回路の制御信号切換装置 | |
JP3282396B2 (ja) | 信号伝送方法 | |
US4969161A (en) | Apparatus for inputting and outputting data | |
US4447813A (en) | Programmable bus for the control of electronic apparatus | |
KR950014374B1 (ko) | 원-칩 콘트롤러를 채용한 장치를 위한 직접 메모리 액세스(dma) 인식신호 발생회로 | |
KR940003845B1 (ko) | 하위레벨 프로세서의 통화로계 버스 선택방법 | |
KR900005452B1 (ko) | 마이크로 프로세서의 데이터 처리속도를 개선한 회로 | |
KR950009426A (ko) | 타이콤(ticom)시스템의 입출력 처리기 내에서의 데이타 경로 제어장치 | |
KR970007157Y1 (ko) | 시스템버스와 다수 병렬포트 사이의 인터페이스 장치 | |
JPS6365555A (ja) | 電子機器 | |
JPS6298761A (ja) | 半導体装置 | |
JPS59210583A (ja) | メモリの出力制御方式 | |
JPH0877091A (ja) | 拡張機器チャネル設定システム | |
JPH04157380A (ja) | 半導体集積回路 |