JPS5829836U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS5829836U
JPS5829836U JP1981123497U JP12349781U JPS5829836U JP S5829836 U JPS5829836 U JP S5829836U JP 1981123497 U JP1981123497 U JP 1981123497U JP 12349781 U JP12349781 U JP 12349781U JP S5829836 U JPS5829836 U JP S5829836U
Authority
JP
Japan
Prior art keywords
pad part
metal wire
thin metal
bonding pad
semiconductor element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1981123497U
Other languages
English (en)
Other versions
JPS6244531Y2 (ja
Inventor
野瀬 勲
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP1981123497U priority Critical patent/JPS5829836U/ja
Publication of JPS5829836U publication Critical patent/JPS5829836U/ja
Application granted granted Critical
Publication of JPS6244531Y2 publication Critical patent/JPS6244531Y2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来例の破断平面図、第2図は第1図のI−I
断面図、第3図は第1図の■−■断面図、第4図は本案
の一実施例を示す破断平面図、第5図は半導体素子の拡
大平面図、第6図は要部の拡大平面図、第7図は第4図
の■−■断面図である。 図中、1は基体、2は半導体素子、21〜27はポンデ
ィングパッド部、24aはダミーパッド部、3はリード
、3□〜3□はリード片、4.48は金属細線、5は樹
脂材である。−

Claims (1)

    【実用新案登録請求の範囲】
  1. 基体に半導体素子を固定すると共に、半導体素子のボン
    ブイイブパッド部とリードとを金属細線にて接続したも
    のにおいて、上記半導体素子に、少くとも特車のボンデ
    イングパ;ンド部を除くポンディングパッド部に対して
    電気的に独立状態のダミーパッド部を形成し、このダミ
    ーパッド部と特定のポンディングパッド部を金属細線に
    て接続すると共に、この金属細線より長い金属細線にて
    ダミーパッド部とリードを接続したことを特徴とする半
    導体装置。
JP1981123497U 1981-08-19 1981-08-19 半導体装置 Granted JPS5829836U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1981123497U JPS5829836U (ja) 1981-08-19 1981-08-19 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981123497U JPS5829836U (ja) 1981-08-19 1981-08-19 半導体装置

Publications (2)

Publication Number Publication Date
JPS5829836U true JPS5829836U (ja) 1983-02-26
JPS6244531Y2 JPS6244531Y2 (ja) 1987-11-25

Family

ID=29917398

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981123497U Granted JPS5829836U (ja) 1981-08-19 1981-08-19 半導体装置

Country Status (1)

Country Link
JP (1) JPS5829836U (ja)

Also Published As

Publication number Publication date
JPS6244531Y2 (ja) 1987-11-25

Similar Documents

Publication Publication Date Title
JPS5827935U (ja) 混成集積回路装置
JPS5829836U (ja) 半導体装置
JPS5858352U (ja) 樹脂封止型半導体装置
JPS5933254U (ja) 半導体装置
JPS59191744U (ja) 半導体装置
JPS6039254U (ja) 半導体集積回路装置
JPS59191742U (ja) 半導体装置
JPS58155838U (ja) 半導体装置
JPS58155836U (ja) 半導体装置
JPS5991747U (ja) 半導体装置
JPS6037253U (ja) 半導体装置
JPS5844844U (ja) 半導体装置
JPS58140636U (ja) 半導体装置
JPS5933245U (ja) 半導体装置
JPS5989551U (ja) 半導体集積回路装置
JPS5889951U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS58153458U (ja) 半導体装置
JPS5961543U (ja) 半導体装置
JPS58158453U (ja) 半導体装置
JPS60151132U (ja) 半導体装置
JPS5958941U (ja) 半導体装置
JPS5887339U (ja) 半導体装置
JPS5895045U (ja) 集積回路
JPS58155849U (ja) 半導体装置