JPS5895045U - 集積回路 - Google Patents

集積回路

Info

Publication number
JPS5895045U
JPS5895045U JP1981190505U JP19050581U JPS5895045U JP S5895045 U JPS5895045 U JP S5895045U JP 1981190505 U JP1981190505 U JP 1981190505U JP 19050581 U JP19050581 U JP 19050581U JP S5895045 U JPS5895045 U JP S5895045U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit element
circuit
electrode
connection pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1981190505U
Other languages
English (en)
Inventor
松村 文好
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP1981190505U priority Critical patent/JPS5895045U/ja
Publication of JPS5895045U publication Critical patent/JPS5895045U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来の集積回路を搭載した回路基板の一例の側
面図、第2図は本考案の一実施例を搭載した回路基板の
側面図である。 1・・・・・・回路基板、2・・・・・・外部回路接続
用パッド、3・・・・・・半導体チップ、4・・・・・
・電極、5・・・・・・接続用パッド、6・・・・・・
金属細線、7・・・・・・接続性検査用パッド。

Claims (1)

    【実用新案登録請求の範囲】
  1. 半導体チップに回路素子と、該回路素子の電極と外部回
    路とを接続するための接続用パッドと、前記回路素子の
    電極と前記接続用パッドとの間に接続性検査用パッドと
    を設けたことを特徴とする集積回路。
JP1981190505U 1981-12-21 1981-12-21 集積回路 Pending JPS5895045U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1981190505U JPS5895045U (ja) 1981-12-21 1981-12-21 集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1981190505U JPS5895045U (ja) 1981-12-21 1981-12-21 集積回路

Publications (1)

Publication Number Publication Date
JPS5895045U true JPS5895045U (ja) 1983-06-28

Family

ID=30104072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1981190505U Pending JPS5895045U (ja) 1981-12-21 1981-12-21 集積回路

Country Status (1)

Country Link
JP (1) JPS5895045U (ja)

Similar Documents

Publication Publication Date Title
JPS5895045U (ja) 集積回路
JPS6083232U (ja) チツプ部品
JPS60121650U (ja) チツプキヤリア
JPS5896276U (ja) 集積回路用測定治具
JPS6094861U (ja) 印刷回路装置
JPS6142841U (ja) 半導体チツプのパツド
JPS59145047U (ja) 半導体装置
JPS6021966U (ja) ハンドラ−用スリツト型接触子
JPS592146U (ja) 電子部品パツケ−ジ
JPS58193633U (ja) 半導体チツプのパツド構造
JPS59154788U (ja) 集積回路用ソケツト
JPS58159756U (ja) 集積回路装置
JPS59103449U (ja) 半導体パツケ−ジの実装構造
JPS5981042U (ja) 試験用パツドを有する半導体集積回路装置
JPS59143051U (ja) 集積回路装置
JPS605170U (ja) 半導体素子用プリント基板
JPS5970347U (ja) 集積回路装置
JPS5989551U (ja) 半導体集積回路装置
JPS6094835U (ja) 半導体装置
JPS59177984U (ja) 電子機器における端子固定構造
JPS6052634U (ja) 半導体装置
JPS5999446U (ja) チツプキヤリア
JPS5990191U (ja) 集積回路用ソケツト
JPS58138344U (ja) チツプキヤリア
JPS59115640U (ja) 電子部品