JPS58155836U - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS58155836U
JPS58155836U JP1982052302U JP5230282U JPS58155836U JP S58155836 U JPS58155836 U JP S58155836U JP 1982052302 U JP1982052302 U JP 1982052302U JP 5230282 U JP5230282 U JP 5230282U JP S58155836 U JPS58155836 U JP S58155836U
Authority
JP
Japan
Prior art keywords
semiconductor element
semiconductor equipment
resin material
semiconductor
lead
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1982052302U
Other languages
English (en)
Inventor
明 山岸
Original Assignee
日本電気ホームエレクトロニクス株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気ホームエレクトロニクス株式会社 filed Critical 日本電気ホームエレクトロニクス株式会社
Priority to JP1982052302U priority Critical patent/JPS58155836U/ja
Publication of JPS58155836U publication Critical patent/JPS58155836U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【図面の簡単な説明】
第1図は従来例の横断面図、第2図は第1図の正断面図
、第3図は本案の一実施例を示す横断面図、第4図は第
3図の正面図、第5図〜第6図は製造方法の説明図であ
って、第5図は放熱板とリードとの結合部材に半導体素
子をマウントした状態を示す平面図、第6図は樹脂モー
ルド状態を示す側断面図である。 図中、1は放熱板、2は半導体素子、3はリード、31
〜33はリード片、31a+33aは一端、4は金属細
線、5は樹脂材、5aは外周面である。 第5図 第6図

Claims (1)

    【実用新案登録請求の範囲】
  1. 放熱板に半導体素子を固定すると共に、半導体素子の電
    極とリードとを金属細線にて接続し、かつ半導体素子を
    含む主要部分を樹脂材にてモールド被覆したものにおい
    て、上記リードの半導体素子側の一端を樹脂材の外周面
    に露出させたことを特徴とする半導体装置。
JP1982052302U 1982-04-09 1982-04-09 半導体装置 Pending JPS58155836U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982052302U JPS58155836U (ja) 1982-04-09 1982-04-09 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982052302U JPS58155836U (ja) 1982-04-09 1982-04-09 半導体装置

Publications (1)

Publication Number Publication Date
JPS58155836U true JPS58155836U (ja) 1983-10-18

Family

ID=30063010

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982052302U Pending JPS58155836U (ja) 1982-04-09 1982-04-09 半導体装置

Country Status (1)

Country Link
JP (1) JPS58155836U (ja)

Similar Documents

Publication Publication Date Title
JPS5827934U (ja) 半導体装置
JPS596839U (ja) 半導体装置
JPS58155836U (ja) 半導体装置
JPS5933254U (ja) 半導体装置
JPS59191744U (ja) 半導体装置
JPS60939U (ja) 半導体装置
JPS605147U (ja) 半導体装置
JPS58155838U (ja) 半導体装置
JPS5991747U (ja) 半導体装置
JPS59191742U (ja) 半導体装置
JPS58155835U (ja) 半導体装置
JPS58158453U (ja) 半導体装置
JPS59191741U (ja) 半導体装置
JPS58155849U (ja) 半導体装置
JPS5961543U (ja) 半導体装置
JPS5958941U (ja) 半導体装置
JPS59155748U (ja) 半導体装置
JPS59192845U (ja) 半導体装置
JPS6068654U (ja) 半導体装置
JPS5839058U (ja) 半導体装置
JPS5889951U (ja) 半導体装置
JPS5887339U (ja) 半導体装置
JPS59192850U (ja) 半導体装置
JPS6094836U (ja) 半導体装置
JPS58140636U (ja) 半導体装置